JavaScript is required to for searching.
Skip Navigation Links
Exit Print View
Oracle x86 Server Diagnostics Guide
search filter icon
search icon

Document Information

Preface

Related Documentation

About This Documentation (PDF and HTML)

Typographic Conventions

Documentation Comments

Change History

Diagnostics Guide

Introduction to Diagnostic Tools

About Diagnostic Tools

Diagnostic Tools for Oracle Servers

Using the Diagnostic Tools to Troubleshoot a Server

U-Boot Diagnostic Startup Tests

U-Boot Diagnostic Startup Tests Overview

Running the U-Boot Diagnostic Tests

Sample U-Boot Test Output

U-Boot Normal Mode- Test Output Sample

U-Boot Quick Mode- Test Output Sample

U-Boot Extended Mode- Test Output Sample

Sample SP Environmental Variables Showing U-Boot Test Status

Pc-Check Diagnostics Utility

Pc-Check Diagnostics Overview

Accessing Pc-Check Diagnostics Utility

System Information Menu

Advanced Diagnostics Tests

Immediate Burn-In Testing

Deferred Burn-In Testing

Create Diagnostic Partition

Show Results Summary

Print Results Report

About Pc-Check

Exit to DOS

Accessing the Pc-Check Diagnostics Utility on the Tools and Drivers CD/DVD

How to Access and Run Pc-Check From the Tools and Drivers CD/DVD

How to Access and Run Pc-Check From a USB Device

How to Set Up the Tools and Drivers CD/DVD Image on the PXE Server

How to Access the Tools and Drivers CD/DVD From the Target Server

Index

U-Boot Quick Mode– Test Output Sample

This example is a sample output of a U-Boot test after it ran in -Quick mode.

Example 2 U-Boot Quick Mode– Test Output Sample

U-Boot 1.1.4

Custom AST2100 U-Boot 2.0 (Jan 26 2009 - 10:29:26) r41480
DRAM:  119 MB

Flash bank 0 at 10000000 has 0x2000000 bytes in 256 sectors (chipSize 1<<25, size_ratio
1).
 
Flash: 32 MB
 
readonly: ethaddr=00:14:4F:CA:B5:10
readonly: eth1addr=00:14:4F:CA:B5:11

VUART1 already enabled at port 0x03f8, SerIRQ[4] rise

Protecting U-Boot flash sectors; monitor_base=100a0000.
Negating BIOS_TOP_BLOCK_LOCK signal.

H/W: <product_name> Service Processor; SOC: AST2100 Rev. 02 (’A3’)
PWC_SP_Broken_OD = 0;  ARM restart caused by: watch-dog ExtRst# pin
The host is OFF(S5) (hostWantsPwr=0, powerGood=0,
allowPwrOn=0|0, outOfReset=0, fatalError=0).
Reset straps=0x88819180, def. H-PLL=264 MHz, CPU/AHB=2:1, boot CS0# normal speed
PCI w/VGA noVBIOS;  DRAM clock is M-PLL: 264 MHz (DDR2-528)
DRAM: 128MB data - 8MB VGA, 32-bit noECC, 2 BA 10 CA, CL=4 BL=4 ap=1, 61440 us refr

Board Revision - cc
Net:   faradaynic#0, faradaynic#1
Enter Diagnostics Mode [’q’uick/’n’ormal(default)/e’x’tended(manufacturing mode)].....0

Diagnostics Mode - QUICK

<DIAGS> Memory Data Bus Test ... PASSED
<DIAGS> Memory Address Bus Test ... PASSED
<DIAGS> PHY #0 R/W Test ... PASSED
<DIAGS> PHY #0 Link Status ... PASSED
<DIAGS> Testing PowerCPLD version ... PASSED
Booting linux in 3 seconds...