Go to main content

x86 Assembly Language Reference Manual

Exit Print View

Updated: November 2020
 
 

3.9 AVX512 Instructions

The AVX512 instructions includes the following subsets:

AVX512BW

Vector Byte and Word Instructions

AVX512DQ

Doubleword and Quadword Instructions

AVX512VL

Vector Length Extensions

AVX512CD

Conflict Detection Instructions

AVX512ER

Exponential and Reciprocal Instructions

AVX512IFMA

Integer Fused Multiply-Add Instructions

AVX512PF

Prefetch Instructions

AVX512VBMI

Vector Bit Manipulation Instructions

Table 26  AVX512 Instructions
Oracle Solaris Mnemonic
Intel/AMD Mnemonic
CPUID Feature Flag
Description
Reference
kaddb
KADDB
AVX512DQ
Bitwise Logical AND Masks
page 3-496 Vol. 2A (325383-060US/Sept 2016)
kaddd
KADDD
AVX512BW
Add Two Masks
page 3-496 Vol. 2A (325383-060US/Sept 2016)
kaddq
KADDQ
AVX512BW
Add Two Masks
page 3-496 Vol. 2A (325383-060US/Sept 2016)
kaddw
KADDW
AVX512DQ
Add Two Masks
page 3-496 Vol. 2A (325383-060US/Sept 2016)
kandb
KANDB
AVX512DQ
Bitwise Logical AND Masks
page 3-497 Vol. 2A (325383-060US/Sept 2016)
kandd
KANDD
AVX512BW
Bitwise Logical AND Masks
page 3-497 Vol. 2A (325383-060US/Sept 2016)
kandnb
KANDNB
AVX512DQ
Bitwise Logical AND NOT Masks
page 3-498 Vol. 2A (325383-060US/Sept 2016)
kandnd
KANDND
AVX512BW
Bitwise Logical AND NOT Masks
page 3-498 Vol. 2A (325383-060US/Sept 2016)
kandnq
KANDNQ
AVX512BW
Bitwise Logical AND NOT Masks
page 3-498 Vol. 2A (325383-060US/Sept 2016)
kandq
KANDQ
AVX512BW
Bitwise Logical AND Masks
page 3-497 Vol. 2A (325383-060US/Sept 2016)
kmovb
KMOVB
AVX512DQ
Move from and to Mask Registers
page 3-499 Vol. 2A (325383-060US/Sept 2016)
kmovd
KMOVD
AVX512BW
Move from and to Mask Registers
page 3-499 Vol. 2A (325383-060US/Sept 2016)
kmovq
KMOVQ
AVX512BW
Move from and to Mask Registers
page 3-499 Vol. 2A (325383-060US/Sept 2016)
knotb
KNOTB
AVX512DQ
NOT Mask Register
page 3-501 Vol. 2A (325383-060US/Sept 2016)
knotd
KNOTD
AVX512BW
NOT Mask Register
page 3-501 Vol. 2A (325383-060US/Sept 2016)
knotq
KNOTQ
AVX512BW
NOT Mask Register
page 3-501 Vol. 2A (325383-060US/Sept 2016)
korb
KORB
AVX512DQ
Bitwise Logical OR Masks
page 3-502 Vol. 2A (325383-060US/Sept 2016)
kord
KORD
AVX512BW
Bitwise Logical OR Masks
page 3-502 Vol. 2A (325383-060US/Sept 2016)
korq
KORQ
AVX512BW
Bitwise Logical OR Masks
page 3-502 Vol. 2A (325383-060US/Sept 2016)
kortestb
KORTESTB
AVX512DQ
OR Masks And Set Flags
page 3-503 Vol. 2A (325383-060US/Sept 2016)
kortestd
KORTESTD
AVX512BW
OR Masks And Set Flags
page 3-503 Vol. 2A (325383-060US/Sept 2016)
kortestq
KORTESTQ
AVX512BW
OR Masks And Set Flags
page 3-503 Vol. 2A (325383-060US/Sept 2016)
kshiftlb
KSHIFTLB
AVX512DQ
Shift Left Mask Registers
page 3-505 Vol. 2A (325383-060US/Sept 2016)
kshiftld
KSHIFTLD
AVX512BW
Shift Left Mask Registers
page 3-505 Vol. 2A (325383-060US/Sept 2016)
kshiftlq
KSHIFTLQ
AVX512BW
Shift Left Mask Registers
page 3-505 Vol. 2A (325383-060US/Sept 2016)
kshiftrb
KSHIFTRB
AVX512DQ
Shift Right Mask Registers
page 3-507 Vol. 2A (325383-060US/Sept 2016)
kshiftrd
KSHIFTRD
AVX512BW
Shift Right Mask Registers
page 3-507 Vol. 2A (325383-060US/Sept 2016)
kshiftrq
KSHIFTRQ
AVX512BW
Shift Right Mask Registers
page 3-507 Vol. 2A (325383-060US/Sept 2016)
ktestb
KTESTB
AVX512DQ
Packed Bit Test Masks and Set Flags
page 3-509 Vol. 2A (325383-060US/Sept 2016)
ktestd
KTESTD
AVX512BW
Packed Bit Test Masks and Set Flags
page 3-509 Vol. 2A (325383-060US/Sept 2016)
ktestq
KTESTQ
AVX512BW
Packed Bit Test Masks and Set Flags
page 3-509 Vol. 2A (325383-060US/Sept 2016)
ktestw
KTESTW
AVX512DQ
Packed Bit Test Masks and Set Flags
page 3-509 Vol. 2A (325383-060US/Sept 2016)
kunpckdq
KUNPCKDQ
AVX512BW
Unpack for Mask Registers
page 3-511 Vol. 2A (325383-060US/Sept 2016)
kunpckwd
KUNPCKWD
AVX512BW
Unpack for Mask Registers
page 3-511 Vol. 2A (325383-060US/Sept 2016)
kxnorb
KXNORB
AVX512DQ
Bitwise Logical XNOR Masks
page 3-512 Vol. 2A (325383-060US/Sept 2016)
kxnord
KXNORD
AVX512BW
Bitwise Logical XNOR Masks
page 3-512 Vol. 2A (325383-060US/Sept 2016)
kxnorq
KXNORQ
AVX512BW
Bitwise Logical XNOR Masks
page 3-512 Vol. 2A (325383-060US/Sept 2016)
kxorb
KXORB
AVX512DQ
Bitwise Logical XOR Masks
page 3-513 Vol. 2A (325383-060US/Sept 2016)
kxord
KXORD
AVX512BW
Bitwise Logical XOR Masks
page 3-513 Vol. 2A (325383-060US/Sept 2016)
kxorq
KXORQ
AVX512BW
Bitwise Logical XOR Masks
page 3-513 Vol. 2A (325383-060US/Sept 2016)
vaddpd
VADDPD
AVX512VL
Add Packed Double-Precision Floating-Point Values
page 3-33 Vol. 2A (325383-060US/Sept 2016)
vaddps
VADDPS
AVX512VL
Add Packed Single-Precision Floating-Point Values
page 3-36 Vol. 2A (325383-060US/Sept 2016)
valignd
VALIGND
AVX512VL
Align Doubleword Vectors
page 5-5 Vol. 2C (325383-060US/Sept 2016)
valignq
VALIGNQ
AVX512VL
Align Quadword Vectors
page 5-5 Vol. 2C (325383-060US/Sept 2016)
vandnpd
VANDNPD
AVX512DQ AVX512VL
Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values
page 3-70 Vol. 2A (325383-060US/Sept 2016)
vandnps
VANDNPS
AVX512DQ AVX512VL
Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values
page 3-73 Vol. 2A (325383-060US/Sept 2016)
vandpd
VANDPD
AVX512VL AVX512DQ
Bitwise Logical AND of Packed Double-Precision Floating-Point Values
page 3-64 Vol. 2A (325383-060US/Sept 2016)
vandps
VANDPS
AVX512VL AVX512DQ
Bitwise Logical AND of Packed Single-Precision Floating-Point Values
page 3-67 Vol. 2A (325383-060US/Sept 2016)
vblendmpd
VBLENDMPD
AVX512VL
Blend Float64/Float32 Vectors Using an OpMask Control
page 5-9 Vol. 2C (325383-060US/Sept 2016)
vblendmps
VBLENDMPS
AVX512VL
Blend Float64/Float32 Vectors Using an OpMask Control
page 5-9 Vol. 2C (325383-060US/Sept 2016)
vbroadcastf32x2
VBROADCASTF32X2
AVX512DQ AVX512VL
Broadcast Two Single-Precision Floating-Point Data
page 5-12 Vol. 2C (325383-060US/Sept 2016)
vbroadcastf32x4
VBROADCASTF32X4
AVX512VL
Broadcast 128 bits of 4 Single-Precision Floating-Point Data
page 5-12 Vol. 2C (325383-060US/Sept 2016)
vbroadcastf32x8
VBROADCASTF32X8
AVX512DQ
Broadcast 256 bits of 8 Single-Precision Floating-Point Data
page 5-12 Vol. 2C (325383-060US/Sept 2016)
vbroadcastf64x2
VBROADCASTF64X2
AVX512DQ AVX512VL
Broadcast 128 bits of 2 Double-Precision Floating-Point Data
page 5-12 Vol. 2C (325383-060US/Sept 2016)
vbroadcasti32x2
VBROADCASTI32x2
AVX512DQ AVX512VL
Broadcast Two Dword Data
page 5-331 Vol. 2C (325383-060US/Sept 2016)
vbroadcasti32x4
VBROADCASTI32X4
AVX512VL
Broadcast 128 bits of 4 Doubleword Integer Data
page 5-332 Vol. 2C (325383-060US/Sept 2016)
vbroadcasti32x8
VBROADCASTI32X8
AVX512DQ
Broadcast 256 bits of 8 Doubleword Integer Data
page 5-332 Vol. 2C (325383-060US/Sept 2016)
vbroadcasti64x2
VBROADCASTI64X2
AVX512DQ AVX512VL
Broadcast 128 bits of 2 Quadword Integer Data
page 5-332 Vol. 2C (325383-060US/Sept 2016)
vbroadcastss
VBROADCASTSS
AVX512VL
Broadcast Low Single-Precision Floating-Point Data
page 5-12 Vol. 2C (325383-060US/Sept 2016)
vcmppd
VCMPPD
AVX512VL
Compare Packed Double-Precision Floating-Point Values
page 3-155 Vol. 2A (325383-060US/Sept 2016)
vcmpps
VCMPPS
AVX512VL
Compare Packed Single-Precision Floating-Point Values
page 3-162 Vol. 2A (325383-060US/Sept 2016)
vcompresspd
VCOMPRESSPD
AVX512VL
Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory
page 5-21 Vol.2C (325383-060US/Sept 2016)
vcompressps
VCOMPRESSPS
AVX512VL
Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory
page 5-23 Vol.2C (325383-060US/Sept 2016)
vcvtdq2pd
VCVTDQ2PD
AVX512VL
Convert Packed Dword Integers to Packed Double-Precision FP Values
page 3-228 Vol. 2A (325383-060US/Sept 2016)
vcvtdq2ps
VCVTDQ2PS
AVX512VL
Convert Packed Dword Integers to Packed Single-Precision FP Values
page 3-232 Vol. 2A (325383-060US/Sept 2016)
vcvtpd2dq
VCVTPD2DQ
AVX512VL
Convert Packed Double-Precision FP Values to Packed Dword Integers
page 3-235 Vol. 2A (325383-060US/Sept 2016)
vcvtpd2ps
VCVTPD2PS
AVX512VL
Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values
page 3-240 Vol. 2A (325383-060US/Sept 2016)
vcvtpd2qq
VCVTPD2QQ
AVX512VL AVX512DQ
Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers
page 5-25 Vol. 2C (325383-060US/Sept 2016)
vcvtpd2udq
VCVTPD2UDQ
AVX512VL
Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers
page 5-28 Vol. 2C (325383-060US/Sept 2016)
vcvtpd2uqq
VCVTPD2UQQ
AVX512DQ AVX512VL
Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers
page 5-31 Vol. 2C (325383-060US/Sept 2016)
vcvtph2ps
VCVTPH2PS
AVX512VL
Convert 16-bit FP values to Single-Precision FP values
page 5-34 Vol. 2C (325383-060US/Sept 2016)
vcvtps2dq
VCVTPS2DQ
AVX512VL
Convert Packed Single-Precision FP Values to Packed Dword Integers
page 3-246 Vol. 2A (325383-060US/Sept 2016)
vcvtps2pd
VCVTPS2PD
AVX512VL
Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values
page 3-249 Vol.2A (325383-060US/Sept 2016)
vcvtps2ph
VCVTPS2PH
AVX512VL
Convert Single-Precision FP value to 16-bit FP value
page 5-37 Vol. 2C (325383-060US/Sept 2016)
vcvtps2qq
VCVTPS2QQ
AVX512VL AVX512DQ
Convert Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values
page 5-44 Vol. 2C (325383-060US/Sept 2016)
vcvtps2udq
VCVTPS2UDQ
AVX512VL
Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values
page 5-41 Vol. 2C (325383-060US/Sept 2016)
vcvtps2uqq
VCVTPS2UQQ
AVX512DQ AVX512VL
Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values
page 5-47 Vol. 2C (325383-060US/Sept 2016)
vcvtqq2pd
VCVTQQ2PD
AVX512VL AVX512DQ
Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values
page 5-50 Vol. 2C (325383-060US/Sept 2016)
vcvtqq2ps
VCVTQQ2PS
AVX512VL AVX512DQ
Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values
page 5-52 Vol. 2C (325383-060US/Sept 2016)
vcvttpd2dq
VCVTTPD2DQ
AVX512VL
Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
page 3-265 Vol. 2A (325383-060US/Sept 2016)
vcvttpd2qq
VCVTTPD2QQ
AVX512DQ AVX512VL
Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers
page 5-57 Vol. 2C (325383-060US/Sept 2016)
vcvttpd2udq
VCVTTPD2UDQ
AVX512VL
Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers
page 5-59 Vol. 2C (325383-060US/Sept 2016)
vcvttpd2uqq
VCVTTPD2UQQ
AVX512DQ AVX512VL
Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers
page 5-62 Vol. 2C (325383-060US/Sept 2016)
vcvttps2dq
VCVTTPS2DQ
AVX512VL
Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
page 3-270 Vol. 2A (325383-060US/Sept 2016)
vcvttps2qq
VCVTTPS2QQ
AVX512VL AVX512DQ
Convert with Truncation Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values
page 5-66 Vol. 2C (325383-060US/Sept 2016)
vcvttps2udq
VCVTTPS2UDQ
AVX512VL
Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values
page 5-64 Vol. 2C (325383-060US/Sept 2016)
vcvttps2uqq
VCVTTPS2UQQ
AVX512DQ AVX512VL
Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values
page 5-68 Vol. 2C (325383-060US/Sept 2016)
vcvtudq2pd
VCVTUDQ2PD
AVX512VL
Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values
page 5-73 Vol. 2C (325383-060US/Sept 2016)
vcvtudq2ps
VCVTUDQ2PS
AVX512VL
Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values
page 5-75 Vol. 2C (325383-060US/Sept 2016)
vcvtuqq2pd
VCVTUQQ2PD
AVX512VL AVX512DQ
Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values
page 5-77 Vol. 2C (325383-060US/Sept 2016)
vcvtuqq2ps
VCVTUQQ2PS
AVX512VL AVX512DQ
Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values
page 5-79 Vol. 2C (325383-060US/Sept 2016)
vdbpsadbw
VDBPSADBW
AVX512VL AVX512BW
Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes
page 5-85 Vol. 2C (325383-060US/Sept 2016)
vdivpd
VDIVPD
AVX512VL
Divide Packed Double-Precision Floating-Point Values
page 3-288 Vol. 2A (325383-060US/Sept 2016)
vdivps
VDIVPS
AVX512VL
Divide Packed Single-Precision Floating-Point Values
page 3-291 Vol. 2A (325383-060US/Sept 2016)
vexp2pd
VEXP2PD
AVX512ER
Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Error
page 5-95 Vol. 2C (325383-060US/Sept 2016)
vexp2ps
VEXP2PS
AVX512ER
Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Error
page 5-97 Vol. 2C (325383-060US/Sept 2016)
vexpandpd
VEXPANDPD
AVX512VL
Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory
page 5-89 Vol. 2C (325383-060US/Sept 2016)
vexpandps
VEXPANDPS
AVX512VL
Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory
page 5-91 Vol. 2C (325383-060US/Sept 2016)
vextractf32x4
VEXTRACTF32X4
AVX512VL
Extract 128 bits of Packed Single-Precision Floating-Point Values
page 5-99 Vol. 2C (325383-060US/Sept 2016)
vextractf64x2
VEXTRACTF64X2
AVX512VL
Extract 128 bits of Packed Double-Precision Floating-Point Values
page 5-99 Vol. 2C (325383-060US/Sept 2016)
vextracti32x4
VEXTRACTI32X4
AVX512VL
Extract 128 bits of Packed Single-Precision Floating-Point Values
page 5-99 Vol. 2C (325383-060US/Sept 2016)
vextracti64x2
VEXTRACTI64X2
AVX512VL AVX512DQ
Extract 128 bits of Quadword integer Values
page 5-106 Vol. 2C (325383-060US/Sept 2016)
vfixupimmpd
VFIXUPIMMPD
AVX512VL
Fix Up Special Packed Float64 Values
page 5-112 Vol. 2C (325383-060US/Sept 2016)
vfixupimmps
VFIXUPIMMPS
AVX512VL
Fix Up Special Packed Float32 Values
page 5-116 Vol. 2C (325383-060US/Sept 2016)
vfmadd132pd
VFMADD132PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-126 Vol. 2C (325383-060US/Sept 2016)
vfmadd132ps
VFMADD132PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-133 Vol. 2C (325383-060US/Sept 2016)
vfmadd213pd
VFMADD213PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-126 Vol. 2C (325383-060US/Sept 2016)
vfmadd213ps
VFMADD213PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-133 Vol. 2C (325383-060US/Sept 2016)
vfmadd231pd
VFMADD231PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-126 Vol. 2C (325383-060US/Sept 2016)
vfmadd231ps
VFMADD231PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-133 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub132pd
VFMADDSUB132PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-146 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub132ps
VFMADDSUB132PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-156 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub213pd
VFMADDSUB213PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-146 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub213ps
VFMADDSUB213PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-156 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub231pd
VFMADDSUB231PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-146 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub231ps
VFMADDSUB231PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-156 Vol. 2C (325383-060US/Sept 2016)
vfmsub132pd
VFMSUB132PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-185 Vol. 2C (325383-060US/Sept 2016)
vfmsub132ps
VFMSUB132PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-192 Vol. 2C (325383-060US/Sept 2016)
vfmsub213pd
VFMSUB213PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-185 Vol. 2C (325383-060US/Sept 2016)
vfmsub213ps
VFMSUB213PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-192 Vol. 2C (325383-060US/Sept 2016)
vfmsub231pd
VFMSUB231PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-185 Vol. 2C (325383-060US/Sept 2016)
vfmsub231ps
VFMSUB231PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-192 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd132pd
VFMSUBADD132PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-165 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd132ps
VFMSUBADD132PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-175 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd213pd
VFMSUBADD213PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-165 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd213ps
VFMSUBADD213PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-175 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd231pd
VFMSUBADD231PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-165 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd231ps
VFMSUBADD231PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-175 Vol. 2C (325383-060US/Sept 2016)
vfnmadd132pd
VFNMADD132PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-205 Vol. 2C (325383-060US/Sept 2016)
vfnmadd132ps
VFNMADD132PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-212 Vol. 2C (325383-060US/Sept 2016)
vfnmadd213pd
VFNMADD213PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-205 Vol. 2C (325383-060US/Sept 2016)
vfnmadd213ps
VFNMADD213PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-212 Vol. 2C (325383-060US/Sept 2016)
vfnmadd231pd
VFNMADD231PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-205 Vol. 2C (325383-060US/Sept 2016)
vfnmadd231ps
VFNMADD231PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-212 Vol. 2C (325383-060US/Sept 2016)
vfnmsub132pd
VFNMSUB132PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-224 Vol. 2C (325383-060US/Sept 2016)
vfnmsub132ps
VFNMSUB132PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-230 Vol. 2C (325383-060US/Sept 2016)
vfnmsub213pd
VFNMSUB213PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-224 Vol. 2C (325383-060US/Sept 2016)
vfnmsub213ps
VFNMSUB213PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-230 Vol. 2C (325383-060US/Sept 2016)
vfnmsub231pd
VFNMSUB231PD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 5-224 Vol. 2C (325383-060US/Sept 2016)
vfnmsub231ps
VFNMSUB231PS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 5-230 Vol. 2C (325383-060US/Sept 2016)
vfpclasspd
VFPCLASSPD
AVX512VL AVX512DQ
Tests Types Of a Packed Float64 Values
page 5-242 Vol. 2C (325383-060US/Sept 2016)
vfpclassps
VFPCLASSPS
AVX512VL AVX512DQ
Tests Types Of a Packed Float32 Values
page 5-245 Vol. 2C (325383-060US/Sept 2016)
vfpclasssd
VFPCLASSSD
AVX512DQ
Tests Types Of a Scalar Float64 Values
page 5-247 Vol. 2C (325383-060US/Sept 2016)
vfpclassss
VFPCLASSSS
AVX512DQ
Tests Types Of a Scalar Float32 Values
page 5-249 Vol. 2C (325383-060US/Sept 2016)
vgatherdpd
VGATHERDPD
AVX512VL
Gather Packed DP FP Values Using Signed Dword/Qword Indices
page 5-251 Vol. 2C (325383-060US/Sept 2016)
vgatherdps
VGATHERDPS
AVX512VL
Gather Packed SP FP Values Using Signed Dword/Qword Indices
page 5-256 Vol. 2C (325383-060US/Sept 2016)
vgatherpf0dpd
VGATHERPF0DPD
AVX512PF
Parse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
page 5-264 Vol. 2C (325383-060US/Sept 2016)
vgatherpf0dps
VGATHERPF0DPS
AVX512PF
Parse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
page 5-264 Vol. 2C (325383-060US/Sept 2016)
vgatherpf0qpd
VGATHERPF0QPD
AVX512PF
Parse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
page 5-264 Vol. 2C (325383-060US/Sept 2016)
vgatherpf0qps
VGATHERPF0QPS
AVX512PF
Parse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
page 5-264 Vol. 2C (325383-060US/Sept 2016)
vgatherpf1dpd
VGATHERPF1DPD
AVX512PF
Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
page 5-267 Vol. 2C (325383-060US/Sept 2016)
vgatherpf1dps
VGATHERPF1DPS
AVX512PF
Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
page 5-267 Vol. 2C (325383-060US/Sept 2016)
vgatherpf1qpd
VGATHERPF1QPD
AVX512PF
Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
page 5-267 Vol. 2C (325383-060US/Sept 2016)
vgatherpf1qps
VGATHERPF1QPS
AVX512PF
Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
page 5-267 Vol. 2C (325383-060US/Sept 2016)
vgatherqpd
VGATHERQPD
AVX512VL
Gather Packed Single, Packed Double with Signed Qword Indices
page 5-270 Vol. 2C (325383-060US/Sept 2016)
vgatherqps
VGATHERQPS
AVX512VL
Gather Packed Single, Packed Double with Signed Qword Indices
page 5-270 Vol. 2C (325383-060US/Sept 2016)
vgetexppd
VGETEXPPD
AVX512VL
Convert Exponents of Packed DP FP Values to DP FP Values
page 5-288 Vol. 2C (325383-060US/Sept 2016)
vgetexpps
VGETEXPPS
AVX512VL
Convert Exponents of Packed SP FP Values to SP FP Values
page 5-291 Vol. 2C (325383-060US/Sept 2016)
vgetmantpd
VGETMANTPD
AVX512VL
Extract Float64 Vector of Normalized Mantissas from Float64 Vector
page 5-299 Vol. 2C (325383-060US/Sept 2016)
vgetmantps
VGETMANTPS
AVX512VL
Extract Float32 Vector of Normalized Mantissas from Float32 Vector
page 5-303 Vol. 2C (325383-060US/Sept 2016)
vinsertf32x4
VINSERTF32X4
AVX512VL
Insert Packed Floating-Point Values
page 5-310 Vol. 2C (325383-060US/Sept 2016)
vinsertf32x8
VINSERTF32X8
AVX512DQ
Insert Packed Floating-Point Values
page 5-310 Vol. 2C (325383-060US/Sept 2016)
vinsertf64x2
VINSERTF64X2
AVX512DQ AVX512VL
Insert Packed Floating-Point Values
page 5-310 Vol. 2C (325383-060US/Sept 2016)
vinserti32x4
VINSERTI32X4
AVX512VL
Insert Packed Integer Values
page 5-314 Vol. 2C (325383-060US/Sept 2016)
vinserti32x8
VINSERTI32X8
AVX512DQ
Insert Packed Integer Values
page 5-314 Vol. 2C (325383-060US/Sept 2016)
vinserti64x2
VINSERTI64X2
AVX512DQ AVX512VL
Insert Packed Integer Values
page 5-314 Vol. 2C (325383-060US/Sept 2016)
vmaxpd
VMAXPD
AVX512VL
Maximum of Packed Double-Precision Floating-Point Values
page 4-12 Vol. 2B (325383-060US/Sept 2016)
vmaxps
VMAXPS
AVX512VL
Maximum of Packed Single-Precision Floating-Point Values
page 4-15 Vol. 2B (325383-060US/Sept 2016)
vminpd
VMINPD
AVX512VL
Minimum of Packed Double-Precision Floating-Point Values
page 4-23 Vol. 2B (325383-060US/Sept 2016)
vminps
VMINPS
AVX512VL
Minimum of Packed Single-Precision Floating-Point Values
page 4-26 Vol. 2B (325383-060US/Sept 2016)
vmovapd
VMOVAPD
AVX512VL
Move Aligned Packed Double-Precision Floating-Point Values
page 4-45 Vol. 2B (325383-060US/Sept 2016)
vmovaps
VMOVAPS
AVX512VL
Move Aligned Packed Single-Precision Floating-Point Values
page 4-49 Vol. 2B (325383-060US/Sept 2016)
vmovddup
VMOVDDUP
AVX512VL
Replicate Double FP Values
page 4-59 Vol. 2B (325383-060US/Sept 2016)
vmovdqa32
VMOVDQA32
AVX512VL
Move Aligned Packed Integer Values
page 4-62 Vol. 2B (325383-060US/Sept 2016)
vmovdqa64
VMOVDQA64
AVX512VL
Move Aligned Packed Integer Values
page 4-62 Vol. 2B (325383-060US/Sept 2016)
vmovdqu16
VMOVDQU16
AVX512VL AVX512BW
Move Unaligned Packed Integer Values
page 4-67 Vol. 2B (325383-060US/Sept 2016)
vmovdqu32
VMOVDQU32
AVX512VL
Move Unaligned Packed Integer Values
page 4-67 Vol. 2B (325383-060US/Sept 2016)
vmovdqu64
VMOVDQU64
AVX512VL
Move Unaligned Packed Integer Values
page 4-68 Vol. 2B (325383-060US/Sept 2016)
vmovdqu8
VMOVDQU8
AVX512BW AVX512VL
Move Unaligned Packed Integer Values
page 4-67 Vol. 2B (325383-060US/Sept 2016)
vmovntdq
VMOVNTDQ
AVX512VL
Store Packed Integers Using Non-Temporal Hint
page 4-94 Vol. 2B (325383-060US/Sept 2016)
vmovntdqa
VMOVNTDQA
AVX512VL
Load Double Quadword Non-Temporal Aligned Hint
page 4-92 Vol. 2B (325383-060US/Sept 2016)
vmovntpd
VMOVNTPD
AVX512VL
Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
page 4-98 Vol. 2B (325383-060US/Sept 2016)
vmovntps
VMOVNTPS
AVX512VL
Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint
page 4-100 Vol. 2B (325383-060US/Sept 2016)
vmovshdup
VMOVSHDUP
AVX512VL
Replicate Single FP Values
page 4-114 Vol. 2B (325383-060US/Sept 2016)
vmovsldup
VMOVSLDUP
AVX512VL
Replicate Single FP Values
page 4-117 Vol. 2B (325383-060US/Sept 2016)
vmovupd
VMOVUPD
AVX512VL
Move Unaligned Packed Double-Precision Floating-Point Values
page 4-126 Vol. 2B (325383-060US/Sept 2016)
vmovups
VMOVUPS
AVX512VL
Move Unaligned Packed Single-Precision Floating-Point Values
page 4-130 Vol. 2B (325383-060US/Sept 2016)
vmulpd
VMULPD
AVX512VL
Multiply Packed Double-Precision Floating-Point Values
page 4-146 Vol. 2B (325383-060US/Sept 2016)
vmulps
VMULPS
AVX512VL
Multiply Packed Single-Precision Floating-Point Values
page 4-149 Vol. 2B (325383-060US/Sept 2016)
vorpd
VORPD
AVX512DQ AVX512VL
Bitwise Logical OR of Packed Double Precision Floating-Point Values
page 4-168 Vol. 2B (325383-060US/Sept 2016)
vorps
VORPS
AVX512DQ AVX512VL
Bitwise Logical OR of Packed Single Precision Floating-Point Values
page 4-171 Vol. 2B (325383-060US/Sept 2016)
vpabsb
VPABSB
AVX512VL AVX512BW
Packed Absolute Value
page 4-180 Vol. 2B (325383-060US/Sept 2016)
vpabsd
VPABSD
AVX512VL
Packed Absolute Value
page 4-181 Vol. 2B (325383-060US/Sept 2016)
vpabsq
VPABSQ
AVX512VL
Packed Absolute Value
page 4-181 Vol. 2B (325383-060US/Sept 2016)
vpabsw
VPABSW
AVX512VL AVX512BW
Packed Absolute Value
page 4-180 Vol. 2B (325383-060US/Sept 2016)
vpackssdw
VPACKSSDW
AVX512VL AVX512BW
Pack with Signed Saturation
page 4-186 Vol. 2B (325383-060US/Sept 2016)
vpacksswb
VPACKSSWB
AVX512VL AVX512BW
Pack with Signed Saturation
page 4-186 Vol. 2B (325383-060US/Sept 2016)
vpackusdw
VPACKUSDW
AVX512VL AVX512BW
Pack with Unsigned Saturation
page 4-194 Vol. 2B (325383-060US/Sept 2016)
vpackuswb
VPACKUSWB
AVX512VL AVX512BW
Pack with Unsigned Saturation
page 4-199 Vol. 2B (325383-060US/Sept 2016)
vpaddb
VPADDB
AVX512BW AVX512VL
Add Packed Integers
page 4-204 Vol. 2B (325383-060US/Sept 2016)
vpaddd
VPADDD
AVX512VL
Add Packed Integers
page 4-204 Vol. 2B (325383-060US/Sept 2016)
vpaddq
VPADDQ
AVX512VL
Add Packed Integers
page 4-204 Vol. 2B (325383-060US/Sept 2016)
vpaddsb
VPADDSB
AVX512VL AVX512BW
Add Packed Signed Integers with Signed Saturation
page 4-211 Vol. 2B (325383-060US/Sept 2016)
vpaddsw
VPADDSW
AVX512VL AVX512BW
Add Packed Signed Integers with Signed Saturation
page 4-211 Vol. 2B (325383-060US/Sept 2016)
vpaddusb
VPADDUSB
AVX512VL AVX512BW
Add Packed Unsigned Integers with Unsigned Saturation
page 4-215 Vol. 2B (325383-060US/Sept 2016)
vpaddusw
VPADDUSW
AVX512VL AVX512BW
Add Packed Unsigned Integers with Unsigned Saturation
page 4-215 Vol. 2B (325383-060US/Sept 2016)
vpaddw
VPADDW
AVX512BW AVX512VL
Add Packed Integers
page 4-204 Vol. 2B (325383-060US/Sept 2016)
vpalignr
VPALIGNR
AVX512BW AVX512VL
Packed Align Right
page 4-219 Vol. 2B (325383-060US/Sept 2016)
vpandd
VPANDD
AVX512VL
Logical AND
page 4-223 Vol. 2B (325383-060US/Sept 2016)
vpandnd
VPANDND
AVX512VL
Logical AND NOT
page 4-226 Vol. 2B (325383-060US/Sept 2016)
vpandnq
VPANDNQ
AVX512VL
Logical AND NOT
page 4-226 Vol. 2B (325383-060US/Sept 2016)
vpandq
VPANDQ
AVX512VL
Logical AND
page 4-223 Vol. 2B (325383-060US/Sept 2016)
vpavgb
VPAVGB
AVX512BW AVX512VL
Average Packed Integers
page 4-230 Vol. 2B (325383-060US/Sept 2016)
vpavgw
VPAVGW
AVX512BW AVX512VL
Average Packed Integers
page 4-230 Vol. 2B (325383-060US/Sept 2016)
vpblendmb
VPBLENDMB
AVX512VL AVX512BW
Blend Byte/Word Vectors Using an OpMask Control
page 5-323 Vol. 2C (325383-060US/Sept 2016)
vpblendmd
VPBLENDMD
AVX512VL
Blend Int32/Int64 Vectors Using an OpMask Control
page 5-325 Vol. 2C (325383-060US/Sept 2016)
vpblendmq
VPBLENDMQ
AVX512VL
Blend Int32/Int64 Vectors Using an OpMask Control
page 5-325 Vol. 2C (325383-060US/Sept 2016)
vpblendmw
VPBLENDMW
AVX512VL AVX512BW
Blend Byte/Word Vectors Using an OpMask Control
page 5-323 Vol. 2C (325383-060US/Sept 2016)
vpbroadcastb
VPBROADCASTB
AVX512VL AVX512BW
Load with Broadcast Integer Data from General Purpose Register
page 5-328 Vol. 2C (325383-060US/Sept 2016)
vpbroadcastd
VPBROADCASTD
AVX512VL
Load with Broadcast Integer Data from General Purpose Register
page 5-328 Vol. 2C (325383-060US/Sept 2016)
vpbroadcastmb2q
VPBROADCASTMB2Q
AVX512VL AVX512CD
Broadcast Mask to Vector Register
page 5-19 Vol. 2C (325383-060US/Sept 2016)
vpbroadcastmw2d
VPBROADCASTMW2D
AVX512VL AVX512CD
Broadcast Mask to Vector Register
page 5-19 Vol. 2C (325383-060US/Sept 2016)
vpbroadcastq
VPBROADCASTQ
AVX512VL
Load with Broadcast Integer Data from General Purpose Register
page 5-328 Vol. 2C (325383-060US/Sept 2016)
vpbroadcastw
VPBROADCASTW
AVX512VL AVX512BW
Load with Broadcast Integer Data from General Purpose Register
page 5-328 Vol. 2C (325383-060US/Sept 2016)
vpcmpb
VPCMPB
AVX512BW AVX512VL
Compare Packed Byte Values Into Mask
page 5-339 Vol. 2C (325383-060US/Sept 2016)
vpcmpd
VPCMPD
AVX512VL
Compare Packed Integer Values into Mask
page 5-342 Vol. 2C (325383-060US/Sept 2016)
vpcmpeqq
VPCMPEQQ
AVX512VL
Compare Packed Qword Data for Equal
page 4-250 Vol. 2B (325383-060US/Sept 2016)
vpcmpgtb
VPCMPGTB
AVX512VL AVX512BW
Compare Packed Signed Integers for Greater Than
page 4-257 Vol. 2B (325383-060US/Sept 2016)
vpcmpgtd
VPCMPGTD
AVX512VL
Compare Packed Signed Integers for Greater Than
page 4-257 Vol. 2B (325383-060US/Sept 2016)
vpcmpgtq
VPCMPGTQ
AVX512VL
Compare Packed Data for Greater Than
page 4-263 Vol. 2B (325383-060US/Sept 2016)
vpcmpgtw
VPCMPGTW
AVX512VL AVX512BW
Compare Packed Signed Integers for Greater Than
page 4-258 Vol. 2B (325383-060US/Sept 2016)
vpcmpq
VPCMPQ
AVX512VL
Compare Packed Integer Values into Mask
page 5-345 Vol. 2C (325383-060US/Sept 2016)
vpcmpub
VPCMPUB
AVX512VL AVX512BW
Compare Packed Byte Values Into Mask
page 5-339 Vol. 2C (325383-060US/Sept 2016)
vpcmpud
VPCMPUD
AVX512VL
Compare Packed Integer Values into Mask
page 5-342 Vol. 2C (325383-060US/Sept 2016)
vpcmpuq
VPCMPUQ
AVX512VL
Compare Packed Integer Values into Mask
page 5-345 Vol. 2C (325383-060US/Sept 2016)
vpcmpuw
VPCMPUW
AVX512VL AVX512BW
Compare Packed Word Values Into Mask
page 5-348 Vol. 2C (325383-060US/Sept 2016)
vpcmpw
VPCMPW
AVX512BW AVX512VL
Compare Packed Word Values Into Mask
page 5-348 Vol. 2C (325383-060US/Sept 2016)
vpcompressd
VPCOMPRESSD
AVX512VL
Store Sparse Packed Doubleword Integer Values into Dense Memory/Register
page 5-351 Vol. 2C (325383-060US/Sept 2016)
vpcompressq
VPCOMPRESSQ
AVX512VL
Store Sparse Packed Quadword Integer Values into Dense Memory/Register
page 5-353 Vol. 2C (325383-060US/Sept 2016)
vpconflictd
VPCONFLICTD
AVX512VL AVX512CD
Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register
page 5-355 Vol. 2C (325383-060US/Sept 2016)
vpconflictq
VPCONFLICTQ
AVX512VL AVX512CD
Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register
page 5-355 Vol. 2C (325383-060US/Sept 2016)
vpermd
VPERMD
AVX512VL
Permute Packed Doublewords/Words Elements
page 5-362 Vol. 2C (325383-060US/Sept 2016)
vpermi2b
VPERMI2B
AVX512VL AVX512VBMI
Full Permute of Bytes from Two Tables Overwriting the Index
page 5-9 (319433-026/Oct 2016)
vpermi2d
VPERMI2D
AVX512VL
Full Permute From Two Tables Overwriting the Index
page 5-365 Vol. 2C (325383-060US/Sept 2016)
vpermi2pd
VPERMI2PD
AVX512VL
Full Permute From Two Tables Overwriting the Index
page 5-366 Vol. 2C (325383-060US/Sept 2016)
vpermi2ps
VPERMI2PS
AVX512VL
Full Permute From Two Tables Overwriting the Index
page 5-365 Vol. 2C (325383-060US/Sept 2016)
vpermi2q
VPERMI2Q
AVX512VL
Full Permute From Two Tables Overwriting the Index
page 5-365 Vol. 2C (325383-060US/Sept 2016)
vpermi2w
VPERMI2W
AVX512VL AVX512BW
Full Permute From Two Tables Overwriting the Index
page 5-365 Vol. 2C (325383-060US/Sept 2016)
vpermilpd
VPERMILPD
AVX512VL
Permute In-Lane of Pairs of Double-Precision Floating-Point Values
page 5-371 Vol. 2C (325383-060US/Sept 2016)
vpermilps
VPERMILPS
AVX512VL
Permute In-Lane of Quadruples of Single-Precision Floating-Point Values
page 5-376 Vol. 2C (325383-060US/Sept 2016)
vpermpd
VPERMPD
AVX512VL
Permute Double-Precision Floating-Point Elements
page 5-381 Vol. 2C (325383-060US/Sept 2016)
vpermps
VPERMPS
AVX512VL
Permute Single-Precision Floating-Point Elements
page 5-384 Vol. 2C (325383-060US/Sept 2016)
vpermq
VPERMQ
AVX512VL
Qwords Element Permutation
page 5-387 Vol. 2C (325383-060US/Sept 2016)
vpermt2b
VPERMT2B
AVX512VL AVX512VBMI
Full Permute of Bytes from Two Tables Overwriting a Table
page 5-11 (319433-026/Oct 2016)
vpermt2d
VPERMT2D
AVX512VL
Full Permute from Two Tables Overwriting one Table
page 5-13 (319433-026/Oct 2016)
vpermt2pd
VPERMT2PD
AVX512VL
Full Permute from Two Tables Overwriting one Table
page 5-13 (319433-026/Oct 2016)
vpermt2ps
VPERMT2PS
AVX512VL
Full Permute from Two Tables Overwriting one Table
page 5-13 (319433-026/Oct 2016)
vpermt2q
VPERMT2Q
AVX512VL
Full Permute from Two Tables Overwriting one Table
page 5-13 (319433-026/Oct 2016)
vpermt2w
VPERMT2W
AVX512VL AVX512BW
Full Permute from Two Tables Overwriting one Table
page 5-13 (319433-026/Oct 2016)
vpermw
VPERMW
AVX512VL AVX512BW
Permute Packed Doublewords/Words Elements
page 5-362 Vol. 2C (325383-060US/Sept 2016)
vpexpandd
VPEXPANDD
AVX512VL
Load Sparse Packed Doubleword Integer Values from Dense Memory / Register
page 5-390 Vol. 2C (325383-060US/Sept 2016)
vpexpandq
VPEXPANDQ
AVX512VL
Load Sparse Packed Quadword Integer Values from Dense Memory / Register
page 5-392 Vol. 2C (325383-060US/Sept 2016)
vpextrb
VPEXTRB
AVX512BW
Extract Byte/Dword/Qword
page 4-274 Vol. 2B (325383-060US/Sept 2016)
vpextrd
VPEXTRD
AVX512DQ
Extract Byte/Dword/Qword
page 4-274 Vol. 2B (325383-060US/Sept 2016)
vpgatherdd
VPGATHERDD
AVX512VL
Gather Packed Dword Values Using Signed Dword/Qword Indices
page 5-273 Vol. 2C (325383-060US/Sept 2016)
vpgatherdq
VPGATHERDQ
AVX512VL
Gather Packed Dword, Packed Qword with Signed Dword Indices
page 5-277 Vol. 2C (325383-060US/Sept 2016)
vpgatherqd
VPGATHERQD
AVX512VL
Gather Packed Dword, Packed Qword with Signed Qword Indices
page 5-285 Vol. 2C (325383-060US/Sept 2016)
vpgatherqq
VPGATHERQQ
AVX512VL
Gather Packed Dword, Packed Qword with Signed Qword Indices
page 5-285 Vol. 2C (325383-060US/Sept 2016)
vpinsrb
VPINSRB
AVX512BW
Insert Byte
page 4-293 Vol. 2B (325383-060US/Sept 2016)
vpinsrd
VPINSRD
AVX512DQ
Insert DWord
page 4-293 Vol. 2B (325383-060US/Sept 2016)
vpinsrq
VPINSRQ
AVX512DQ
Insert QWord
page 4-293 Vol. 2B (325383-060US/Sept 2016)
vpinsrw
VPINSRW
AVX512BW
Insert Word
page 4-296 Vol. 2B (325383-060US/Sept 2016)
vplzcntd
VPLZCNTD
AVX512CD AVX512VL
Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
page 5-394 Vol. 2C (325383-060US/Sept 2016)
vplzcntq
VPLZCNTQ
AVX512CD AVX512VL
Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
page 5-394 Vol. 2C (325383-060US/Sept 2016)
vpmadd52huq
VPMADD52HUQ
AVX512VL AVX512IFMA
Packed Multiply of Unsigned 52-bit Unsigned Integers and Add High 52-bit Products to 64-bit Accumulators
page 5-20 (319433-026/Oct 2016)
vpmadd52luq
VPMADD52LUQ
AVX512VL AVX512IFMA
Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Qword Accumulators
page 5-18 (319433-026/Oct 2016)
vpmaddubsw
VPMADDUBSW
AVX512VL AVX512BW
Multiply and Add Packed Signed and Unsigned Bytes
page 4-298 Vol. 2B (325383-060US/Sept 2016)
vpmaddwd
VPMADDWD
AVX512BW AVX512VL
Multiply and Add Packed Integers
page 4-301 Vol. 2B (325383-060US/Sept 2016)
vpmaxsb
VPMAXSB
AVX512BW AVX512VL
Maximum of Packed Signed Byte Integers
page 4-304 Vol. 2B (325383-060US/Sept 2016)
vpmaxsd
VPMAXSD
AVX512VL
Maximum of Packed Signed Dword Integers
page 4-304 Vol. 2B (325383-060US/Sept 2016)
vpmaxsq
VPMAXSQ
AVX512VL
Maximum of Packed Signed Qword Integers
page 4-305 Vol. 2B (325383-060US/Sept 2016)
vpmaxsw
VPMAXSW
AVX512VL AVX512BW
Maximum of Packed Signed Word Integers
page 4-304 Vol. 2B (325383-060US/Sept 2016)
vpmaxub
VPMAXUB
AVX512VL AVX512BW
Maximum of Packed Unsigned Byte Integers
page 4-311 Vol. 2B (325383-060US/Sept 2016)
vpmaxud
VPMAXUD
AVX512VL
Maximum of Packed Unsigned Dword Integers
page 4-316 Vol. 2B (325383-060US/Sept 2016)
vpmaxuq
VPMAXUQ
AVX512VL
Maximum of Packed Unsigned QWord Integers
page 4-316 Vol. 2B (325383-060US/Sept 2016)
vpmaxuw
VPMAXUW
AVX512VL AVX512BW
Maximum of Packed Unsigned Word Integers
page 4-311 Vol. 2B (325383-060US/Sept 2016)
vpminsb
VPMINSB
AVX512VL AVX512BW
Minimum of Packed Signed Byte Integers
page 4-320 Vol. 2B (325383-060US/Sept 2016)
vpminsd
VPMINSD
AVX512VL
Minimum of Packed Signed DWord Integers
page 4-325 Vol. 2B (325383-060US/Sept 2016)
vpminsq
VPMINSQ
AVX512VL
Minimum of Packed Signed QWord Integers
page 4-325 Vol. 2B (325383-060US/Sept 2016)
vpminsw
VPMINSW
AVX512VL AVX512BW
Minimum of Packed Signed Word Integers
page 4-320 Vol. 2B (325383-060US/Sept 2016)
vpminub
VPMINUB
AVX512VL AVX512BW
Minimum of Packed Unsigned Byte Integers
page 4-329 Vol. 2B (325383-060US/Sept 2016)
vpminud
VPMINUD
AVX512VL
Minimum of Packed Unsigned DWord Integers
page 4-334 Vol. 2B (325383-060US/Sept 2016)
vpminuq
VPMINUQ
AVX512VL
Minimum of Packed Unsigned QWord Integers
page 4-334 Vol. 2B (325383-060US/Sept 2016)
vpminuw
VPMINUW
AVX512VL AVX512BW
Minimum of Packed Unsigned Word Integers
page 4-329 Vol. 2B (325383-060US/Sept 2016)
vpmovb2m
VPMOVB2M
AVX512VL AVX512BW
Convert a Vector Register to a Mask
page 5-403 Vol. 2C (325383-060US/Sept 2016)
vpmovd2m
VPMOVD2M
AVX512VL AVX512DQ
Convert a Vector Register to a Mask
page 5-403 Vol. 2C (325383-060US/Sept 2016)
vpmovdb
VPMOVDB
AVX512VL
Down Convert DWord to Byte
page 5-418 Vol. 2C (325383-060US/Sept 2016)
vpmovdw
VPMOVDW
AVX512VL
Down Convert DWord to Word
page 5-422 Vol. 2C (325383-060US/Sept 2016)
vpmovm2b
VPMOVM2B
AVX512VL AVX512BW
Convert a Mask Register to a Vector Register
page 5-400 Vol. 2C (325383-060US/Sept 2016)
vpmovm2d
VPMOVM2D
AVX512DQ AVX512VL
Convert a Mask Register to a Vector Register
page 5-400 Vol. 2C (325383-060US/Sept 2016)
vpmovm2q
VPMOVM2Q
AVX512DQ AVX512VL
Convert a Mask Register to a Vector Register
page 5-400 Vol. 2C (325383-060US/Sept 2016)
vpmovm2w
VPMOVM2W
AVX512VL AVX512BW
Convert a Mask Register to a Vector Register
page 5-400 Vol. 2C (325383-060US/Sept 2016)
vpmovq2m
VPMOVQ2M
AVX512VL AVX512DQ
Convert a Vector Register to a Mask
page 5-403 Vol. 2C (325383-060US/Sept 2016)
vpmovqb
VPMOVQB
AVX512VL
Down Convert QWord to Byte
page 5-406 Vol. 2C (325383-060US/Sept 2016)
vpmovqd
VPMOVQD
AVX512VL
Down Convert QWord to DWord
page 5-414 Vol. 2C (325383-060US/Sept 2016)
vpmovqw
VPMOVQW
AVX512VL
Down Convert QWord to Word
page 5-410 Vol. 2C (325383-060US/Sept 2016)
vpmovsdb
VPMOVSDB
AVX512VL
Down Convert DWord to Byte
page 5-418 Vol. 2C (325383-060US/Sept 2016)
vpmovsdw
VPMOVSDW
AVX512VL
Down Convert DWord to Word
page 5-422 Vol. 2C (325383-060US/Sept 2016)
vpmovsqb
VPMOVSQB
AVX512VL
Down Convert QWord to Byte
page 5-406 Vol. 2C (325383-060US/Sept 2016)
vpmovsqd
VPMOVSQD
AVX512VL
Down Convert QWord to DWord
page 5-414 Vol. 2C (325383-060US/Sept 2016)
vpmovsqw
VPMOVSQW
AVX512VL
Down Convert QWord to Word
page 5-410 Vol. 2C (325383-060US/Sept 2016)
vpmovswb
VPMOVSWB
AVX512BW AVX512VL
Down Convert Word to Byte
page 5-426 Vol. 2C (325383-060US/Sept 2016)
vpmovsxbd
VPMOVSXBD
AVX512VL
Packed Move Sign Extend - Byte to Dword
page 4-340 Vol. 2B (325383-060US/Sept 2016)
vpmovsxbq
VPMOVSXBQ
AVX512VL
Packed Move Sign Extend - Byte to Qword
page 4-341 Vol. 2B (325383-060US/Sept 2016)
vpmovsxbw
VPMOVSXBW
AVX512VL AVX512BW
Packed Move Sign Extend - Byte to Word
page 4-340 Vol. 2B (325383-060US/Sept 2016)
vpmovsxdq
VPMOVSXDQ
AVX512VL
Packed Move Sign Extend - Dword to Qword
page 4-341 Vol. 2B (325383-060US/Sept 2016)
vpmovsxwd
VPMOVSXWD
AVX512VL
Packed Move Sign Extend - Word to Dword
page 4-341 Vol. 2B (325383-060US/Sept 2016)
vpmovsxwq
VPMOVSXWQ
AVX512VL
Packed Move Sign Extend - Word to Qword
page 4-341 Vol. 2B (325383-060US/Sept 2016)
vpmovusdb
VPMOVUSDB
AVX512VL
Down Convert DWord to Byte
page 5-418 Vol. 2C (325383-060US/Sept 2016)
vpmovusdw
VPMOVUSDW
AVX512VL
Down Convert DWord to Word
page 5-422 Vol. 2C (325383-060US/Sept 2016)
vpmovusqb
VPMOVUSQB
AVX512VL
Down Convert QWord to Byte
page 5-406 Vol. 2C (325383-060US/Sept 2016)
vpmovusqd
VPMOVUSQD
AVX512VL
Down Convert QWord to DWord
page 5-414 Vol. 2C (325383-060US/Sept 2016)
vpmovusqw
VPMOVUSQW
AVX512VL
Down Convert QWord to Word
page 5-410 Vol. 2C (325383-060US/Sept 2016)
vpmovuswb
VPMOVUSWB
AVX512VL AVX512BW
Down Convert Word to Byte
page 5-426 Vol. 2C (325383-060US/Sept 2016)
vpmovw2m
VPMOVW2M
AVX512VL AVX512BW
Convert a Vector Register to a Mask
page 5-403 Vol. 2C (325383-060US/Sept 2016)
vpmovwb
VPMOVWB
AVX512VL AVX512BW
Down Convert Word to Byte
page 5-426 Vol. 2C (325383-060US/Sept 2016)
vpmovzxbd
VPMOVZXBD
AVX512VL
Packed Move Zero Extend - Byte to Dword
page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmovzxbq
VPMOVZXBQ
AVX512VL
Packed Move Zero Extend - Byte to Qword
page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmovzxbw
VPMOVZXBW
AVX512VL AVX512BW
Packed Move Zero Extend - Byte to Word
page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmovzxdq
VPMOVZXDQ
AVX512VL
Packed Move Zero Extend - Dword to Qword
page 4-352 Vol. 2B (325383-060US/Sept 2016)
vpmovzxwd
VPMOVZXWD
AVX512VL
Packed Move Zero Extend - Word to Dword
page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmovzxwq
VPMOVZXWQ
AVX512VL
Packed Move Zero Extend - Word to Qword
page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmuldq
VPMULDQ
AVX512VL
Multiply Packed Signed Dword Integers
page 4-359 Vol. 2B (325383-060US/Sept 2016)
vpmulhrsw
VPMULHRSW
AVX512VL AVX512BW
Packed Multiply High with Round and Scale
page 4-362 Vol. 2B (325383-060US/Sept 2016)
vpmulhuw
VPMULHUW
AVX512BW AVX512VL
Multiply Packed Unsigned Integers and Store High Result
page 4-366 Vol. 2B (325383-060US/Sept 2016)
vpmulhw
VPMULHW
AVX512VL AVX512BW
Multiply Packed Signed Integers and Store High Result
page 4-370 Vol. 2B (325383-060US/Sept 2016)
vpmulld
VPMULLD
AVX512VL
Multiply Packed Signed Dword Integers, Store Low Result
page 4-374 Vol. 2B (325383-060US/Sept 2016)
vpmullq
VPMULLQ
AVX512DQ AVX512VL
Multiply Packed Integers and Store Low Result
page 4-374 Vol. 2B (325383-060US/Sept 2016)
vpmullw
VPMULLW
AVX512VL AVX512BW
Multiply Packed Signed Integers and Store Low Result
page 4-378 Vol. 2B (325383-060US/Sept 2016)
vpmultishiftqb
VPMULTISHIFTQB
AVX512VL AVX512VBMI
Select Packed Unaligned Bytes from Quadword Sources
page 5-22 (319433-026/Oct 2016)
vpmuludq
VPMULUDQ
AVX512VL
Multiply Packed Unsigned Doubleword Integers
page 4-382 Vol. 2B (325383-060US/Sept 2016)
vpord
VPORD
AVX512VL
Bitwise Logical OR
page 4-399 Vol. 2B (325383-060US/Sept 2016)
vporq
VPORQ
AVX512VL
Bitwise Logical OR
page 4-399 Vol. 2B (325383-060US/Sept 2016)
vprold
VPROLD
AVX512VL
Bit Rotate Left
page 5-430 Vol. 2C (325383-060US/Sept 2016)
vprolq
VPROLQ
AVX512VL
Bit Rotate Left
page 5-430 Vol. 2C (325383-060US/Sept 2016)
vprolvd
VPROLVD
AVX512VL
Bit Rotate Left
page 5-430 Vol. 2C (325383-060US/Sept 2016)
vprolvq
VPROLVQ
AVX512VL
Bit Rotate Left
page 5-430 Vol. 2C (325383-060US/Sept 2016)
vprord
VPRORD
AVX512VL
Bit Rotate Right
page 5-435 Vol. 2C (325383-060US/Sept 2016)
vprorq
VPRORQ
AVX512VL
Bit Rotate Right
page 5-435 Vol. 2C (325383-060US/Sept 2016)
vprorvd
VPRORVD
AVX512VL
Bit Rotate Right
page 5-435 Vol. 2C (325383-060US/Sept 2016)
vprorvq
VPRORVQ
AVX512VL
Bit Rotate Right
page 5-435 Vol. 2C (325383-060US/Sept 2016)
vpsadbw
VPSADBW
AVX512VL AVX512BW
Compute Sum of Absolute Differences
page 4-408 Vol. 2B (325383-060US/Sept 2016)
vpscatterdd
VPSCATTERDD
AVX512VL
Scatter Packed Dword with Signed Dword Indices
page 5-440 Vol. 2C (325383-060US/Sept 2016)
vpscatterdq
VPSCATTERDQ
AVX512VL
Scatter Packed Qword with Signed Dword Indices
page 5-440 Vol. 2C (325383-060US/Sept 2016)
vpscatterqd
VPSCATTERQD
AVX512VL
Scatter Packed Dword with Signed Qword Indices
page 5-440 Vol. 2C (325383-060US/Sept 2016)
vpscatterqq
VPSCATTERQQ
AVX512VL
Scatter Packed Qword with Signed Qword Indices
page 5-440 Vol. 2C (325383-060US/Sept 2016)
vpshufb
VPSHUFB
AVX512VL AVX512BW
Packed Shuffle Bytes
page 4-412 Vol. 2B (325383-060US/Sept 2016)
vpshufd
VPSHUFD
AVX512VL
Shuffle Packed Doublewords
page 4-416 Vol. 2B (325383-060US/Sept 2016)
vpshufhw
VPSHUFHW
AVX512BW AVX512VL
Shuffle Packed High Words
page 4-420 Vol. 2B (325383-060US/Sept 2016)
vpshuflw
VPSHUFLW
AVX512BW AVX512VL
Shuffle Packed Low Words
page 4-423 Vol. 2B (325383-060US/Sept 2016)
vpslld
VPSLLD
AVX512VL
Shift Packed Data Left Logical
page 4-434 Vol. 2B (325383-060US/Sept 2016)
vpslldq
VPSLLDQ
AVX512BW AVX512VL
Shift Double Quadword Left Logical
page 4-431 Vol. 2B (325383-060US/Sept 2016)
vpsllq
VPSLLQ
AVX512VL
Shift Packed Data Left Logical
page 4-434 Vol. 2B (325383-060US/Sept 2016)
vpsllvd
VPSLLVD
AVX512VL
Variable Bit Shift Left Logical
page 5-445 Vol. 2C (325383-060US/Sept 2016)
vpsllvq
VPSLLVQ
AVX512VL
Variable Bit Shift Left Logical
page 5-445 Vol. 2C (325383-060US/Sept 2016)
vpsllvw
VPSLLVW
AVX512VL AVX512BW
Variable Bit Shift Left Logical
page 5-445 Vol. 2C (325383-060US/Sept 2016)
vpsllw
VPSLLW
AVX512VL AVX512BW
Shift Packed Data Left Logical
page 4-434 Vol. 2B (325383-060US/Sept 2016)
vpsrad
VPSRAD
AVX512VL
Shift Packed Data Right Arithmetic
page 4-446 Vol. 2B (325383-060US/Sept 2016)
vpsraq
VPSRAQ
AVX512VL
Shift Quadwords to Right
page 4-446 Vol. 2B (325383-060US/Sept 2016)
vpsravd
VPSRAVD
AVX512VL
Variable Bit Shift Right Arithmetic
page 5-450 Vol. 2C (325383-060US/Sept 2016)
vpsravq
VPSRAVQ
AVX512VL
Variable Bit Shift Right Arithmetic
page 5-450 Vol. 2C (325383-060US/Sept 2016)
vpsravw
VPSRAVW
AVX512VL AVX512BW
Variable Bit Shift Right Arithmetic
page 5-450 Vol. 2C (325383-060US/Sept 2016)
vpsraw
VPSRAW
AVX512VL AVX512BW
Shift Packed Data Right Arithmetic
page 4-445 Vol. 2B (325383-060US/Sept 2016)
vpsrld
VPSRLD
AVX512VL
Shift Doublewords to Right
page 4-458 Vol. 2B (325383-060US/Sept 2016)
vpsrldq
VPSRLDQ
AVX512BW AVX512VL
Shift Double Quadwords Right Logical
page 4-455 Vol. 2B (325383-060US/Sept 2016)
vpsrlq
VPSRLQ
AVX512VL
Shift Quadwords to Right
page 4-458 Vol. 2B (325383-060US/Sept 2016)
vpsrlvd
VPSRLVD
AVX512VL
Variable Bit Shift Right Logical
page 5-455 Vol. 2C (325383-060US/Sept 2016)
vpsrlvq
VPSRLVQ
AVX512VL
Variable Bit Shift Right Logical
page 5-455 Vol. 2C (325383-060US/Sept 2016)
vpsrlvw
VPSRLVW
AVX512VL AVX512BW
Variable Bit Shift Right Logical
page 5-455 Vol. 2C (325383-060US/Sept 2016)
vpsrlw
VPSRLW
AVX512VL AVX512BW
Shift Packed Data Right Logical
page 4-458 Vol. 2B (325383-060US/Sept 2016)
vpsubb
VPSUBB
AVX512VL AVX512BW
Subtract Packed Integers
page 4-469 Vol. 2B (325383-060US/Sept 2016)
vpsubd
VPSUBD
AVX512VL
Subtract Packed Integers
page 4-470 Vol. 2B (325383-060US/Sept 2016)
vpsubq
VPSUBQ
AVX512VL
Subtract Packed Quadword Integers
page 4-476 Vol. 2B (325383-060US/Sept 2016)
vpsubsb
VPSUBSB
AVX512BW AVX512VL
Subtract Packed Signed Integers with Signed Saturation
page 4-479 Vol. 2B (325383-060US/Sept 2016)
vpsubsw
VPSUBSW
AVX512BW AVX512VL
Subtract Packed Signed Integers with Signed Saturation
page 4-479 Vol. 2B (325383-060US/Sept 2016)
vpsubusb
VPSUBUSB
AVX512VL AVX512BW
Subtract Packed Unsigned Integers with Unsigned Saturation
page 4-483 Vol. 2B (325383-060US/Sept 2016)
vpsubusw
VPSUBUSW
AVX512VL AVX512BW
Subtract Packed Unsigned Integers with Unsigned Saturation
page 4-483 Vol. 2B (325383-060US/Sept 2016)
vpsubw
VPSUBW
AVX512VL AVX512BW
Subtract Packed Integers
page 4-469 Vol. 2B (325383-060US/Sept 2016)
vpternlogd
VPTERNLOGD
AVX512VL
Bitwise Ternary Logic
page 5-460 Vol. 2C (325383-060US/Sept 2016)
vpternlogq
VPTERNLOGQ
AVX512VL
Bitwise Ternary Logic
page 5-460 Vol. 2C (325383-060US/Sept 2016)
vptestmb
VPTESTMB
AVX512VL AVX512BW
Logical AND and Set Mask
page 5-463 Vol. 2C (325383-060US/Sept 2016)
vptestmd
VPTESTMD
AVX512VL
Logical AND and Set Mask
page 5-463 Vol. 2C (325383-060US/Sept 2016)
vptestmq
VPTESTMQ
AVX512VL
Logical AND and Set Mask
page 5-463 Vol. 2C (325383-060US/Sept 2016)
vptestmw
VPTESTMW
AVX512VL AVX512BW
Logical AND and Set Mask
page 5-463 Vol. 2C (325383-060US/Sept 2016)
vptestnmb
VPTESTNMB
AVX512VL AVX512BW
Logical NAND and Set
page 5-466 Vol. 2C (325383-060US/Sept 2016)
vptestnmd
VPTESTNMD
AVX512VL
Logical NAND and Set
page 5-466 Vol. 2C (325383-060US/Sept 2016)
vptestnmq
VPTESTNMQ
AVX512VL
Logical NAND and Set
page 5-466 Vol. 2C (325383-060US/Sept 2016)
vptestnmw
VPTESTNMW
AVX512VL AVX512BW
Logical NAND and Set
page 5-466 Vol. 2C (325383-060US/Sept 2016)
vpunpckhbw
VPUNPCKHBW
AVX512VL AVX512BW
Unpack High Data
page 4-491 Vol. 2B (325383-060US/Sept 2016)
vpunpckhdq
VPUNPCKHDQ
AVX512VL
Unpack High Data
page 4-491 Vol. 2B (325383-060US/Sept 2016)
vpunpckhqdq
VPUNPCKHQDQ
AVX512VL
Unpack High Data
page 4-491 Vol. 2B (325383-060US/Sept 2016)
vpunpckhwd
VPUNPCKHWD
AVX512VL AVX512BW
Unpack High Data
page 4-492 Vol. 2B (325383-060US/Sept 2016)
vpunpcklbw
VPUNPCKLBW
AVX512VL AVX512BW
Unpack Low Data
page 4-501 Vol. 2B (325383-060US/Sept 2016)
vpunpckldq
VPUNPCKLDQ
AVX512VL
Unpack Low Data
page 4-501 Vol. 2B (325383-060US/Sept 2016)
vpunpcklqdq
VPUNPCKLQDQ
AVX512VL
Unpack Low Data
page 4-501 Vol. 2B (325383-060US/Sept 2016)
vpunpcklwd
VPUNPCKLWD
AVX512VL AVX512BW
Unpack Low Data
page 4-502 Vol. 2B (325383-060US/Sept 2016)
vpxord
VPXORD
AVX512VL
Logical Exclusive OR
page 4-518 Vol. 2B (325383-060US/Sept 2016)
vpxorq
VPXORQ
AVX512VL
Logical Exclusive OR
page 4-518 Vol. 2B (325383-060US/Sept 2016)
vrangepd
VRANGEPD
AVX512DQ AVX512VL
Range Restriction Calculation For Packed Pairs of Float64 Values
page 5-470 Vol. 2C (325383-060US/Sept 2016)
vrangeps
VRANGEPS
AVX512DQ AVX512VL
Range Restriction Calculation For Packed Pairs of Float32 Values
page 5-475 Vol. 2C (325383-060US/Sept 2016)
vrangesd
VRANGESD
AVX512DQ
Range Restriction Calculation From a pair of Scalar Float64 Values
page 5-479 Vol. 2C (325383-060US/Sept 2016)
vrangess
VRANGESS
AVX512DQ
Range Restriction Calculation From a Pair of Scalar Float32 Values
page 5-482 Vol. 2C (325383-060US/Sept 2016)
vrcp14pd
VRCP14PD
AVX512VL
Compute Approximate Reciprocals of Packed Float64 Values
page 5-485 Vol. 2C (325383-060US/Sept 2016)
vrcp14ps
VRCP14PS
AVX512VL
Compute Approximate Reciprocals of Packed Float32 Values
page 5-489 Vol. 2C (325383-060US/Sept 2016)
vrcp28pd
VRCP28PD
AVX512ER
Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error
page 5-493 Vol. 2C (325383-060US/Sept 2016)
vrcp28ps
VRCP28PS
AVX512ER
Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error
page 5-497 Vol. 2C (325383-060US/Sept 2016)
vrcp28sd
VRCP28SD
AVX512ER
Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error
page 5-495 Vol. 2C (325383-060US/Sept 2016)
vrcp28ss
VRCP28SS
AVX512ER
Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error
page 5-499 Vol. 2C (325383-060US/Sept 2016)
vreducepd
VREDUCEPD
AVX512DQ AVX512VL
Perform Reduction Transformation on Packed Float64 Values
page 5-501 Vol. 2C (325383-060US/Sept 2016)
vreduceps
VREDUCEPS
AVX512DQ AVX512VL
Perform Reduction Transformation on Packed Float32 Values
page 5-506 Vol. 2C (325383-060US/Sept 2016)
vreducess
VREDUCESS
AVX512DQ
Perform a Reduction Transformation on a Scalar Float32 Value
page 5-508 Vol. 2C (325383-060US/Sept 2016)
vrndscalepd
VRNDSCALEPD
AVX512VL
Round Packed Float64 Values To Include A Given Number Of Fraction Bits
page 5-510 Vol. 2C (325383-060US/Sept 2016)
vrndscaleps
VRNDSCALEPS
AVX512VL
Round Packed Float32 Values To Include A Given Number Of Fraction Bits
page 5-516 Vol. 2C (325383-060US/Sept 2016)
vrsqrt14pd
VRSQRT14PD
AVX512VL
Compute Approximate Reciprocals of Square Roots of Packed Float64 Values
page 5-521 Vol. 2C (325383-060US/Sept 2016)
vrsqrt14ps
VRSQRT14PS
AVX512VL
Compute Approximate Reciprocals of Square Roots of Packed Float32 Values
page 5-525 Vol. 2C (325383-060US/Sept 2016)
vscalefpd
VSCALEFPD
AVX512VL
Scale Packed Float64 Values With Float64 Values
page 5-537 Vol. 2C (325383-060US/Sept 2016)
vscalefps
VSCALEFPS
AVX512VL
Scale Packed Float32 Values With Float32 Values
page 5-542 Vol. 2C (325383-060US/Sept 2016)
vscatterdpd
VSCATTERDPD
AVX512VL
Scatter Double-Precision Floating-Point Values with Signed Dword Indices
page 5-546 Vol. 2C (325383-060US/Sept 2016)
vscatterdps
VSCATTERDPS
AVX512VL
Scatter Single-Precision Floating-Point Values with Signed Dword Indices
page 5-546 Vol. 2C (325383-060US/Sept 2016)
vscatterpf0dpd
VSCATTERPF0DPD
AVX512PF
Prefetch Sparse Byte Memory Locations Containing Double-Precision Data With Signed Dword Indices
page 5-551 Vol. 2C (325383-060US/Sept 2016)
vscatterpf0dps
VSCATTERPF0DPS
AVX512PF
Prefetch Sparse Byte Memory Locations Containing Single-Precision Data With Signed Dword Indices
page 5-551 Vol. 2C (325383-060US/Sept 2016)
vscatterpf0qpd
VSCATTERPF0QPD
AVX512PF
Prefetch Sparse Byte Memory Locations Containing Double-Precision Data With Signed Qword Indices
page 5-551 Vol. 2C (325383-060US/Sept 2016)
vscatterpf0qps
VSCATTERPF0QPS
AVX512PF
Prefetch Sparse Byte Memory Locations Containing Single-Precision Data With Signed Qword Indices
page 5-551 Vol. 2C (325383-060US/Sept 2016)
vscatterpf1dpd
VSCATTERPF1DPD
AVX512PF
Prefetch Sparse Byte Memory Locations Containing Double-Precision Data With Signed Dword Indices
page 5-553 Vol. 2C (325383-060US/Sept 2016)
vscatterpf1dps
VSCATTERPF1DPS
AVX512PF
Prefetch Sparse Byte Memory Locations Containing Single-Precision Data With Signed Dword Indices
page 5-553 Vol. 2C (325383-060US/Sept 2016)
vscatterpf1qpd
VSCATTERPF1QPD
AVX512PF
Prefetch Sparse Byte Memory Locations Containing Double-Precision Data With Signed Qword Indices
page 5-553 Vol. 2C (325383-060US/Sept 2016)
vscatterpf1qps
VSCATTERPF1QPS
AVX512PF
Prefetch Sparse Byte Memory Locations Containing Single-Precision Data With Signed Qword Indices
page 5-553 Vol. 2C (325383-060US/Sept 2016)
vscatterqpd
VSCATTERQPD
AVX512VL
Scatter Double-Precision Floating-Point Values With Signed Qword Indices
page 5-546 Vol. 2C (325383-060US/Sept 2016)
vscatterqps
VSCATTERQPS
AVX512VL
Scatter Single-Precision Floating-Point Values With Signed Qword Indices
page 5-546 Vol. 2C (325383-060US/Sept 2016)
vshuff32x4
VSHUFF32X4
AVX512VL
Shuffle Packed Values at 128-bit Granularity
page 5-555 Vol. 2C (325383-060US/Sept 2016)
vshuff64x2
VSHUFF64X2
AVX512VL
Shuffle Packed Values at 128-bit Granularity
page 5-555 Vol. 2C (325383-060US/Sept 2016)
vshufi32x4
VSHUFI32X4
AVX512VL
Shuffle Packed Values at 128-bit Granularity
page 5-555 Vol. 2C (325383-060US/Sept 2016)
vshufi64x2
VSHUFI64X2
AVX512VL
Shuffle Packed Values at 128-bit Granularity
page 5-555 Vol. 2C (325383-060US/Sept 2016)
vshufpd
VSHUFPD
AVX512VL
Shuffle Packed Double-Precision Floating-Point Values
page 4-617 Vol. 2B (325383-060US/Sept 2016)
vshufps
VSHUFPS
AVX512VL
Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values
page 4-622 Vol. 2B (325383-060US/Sept 2016)
vsqrtpd
VSQRTPD
AVX512VL
Square Root of Double-Precision Floating-Point Values
page 4-632 Vol. 2B (325383-060US/Sept 2016)
vsqrtps
VSQRTPS
AVX512VL
Square Root of Single-Precision Floating-Point Values
page 4-635 Vol. 2B (325383-060US/Sept 2016)
vsubpd
VSUBPD
AVX512VL
Subtract Packed Double-Precision Floating-Point Values
page 4-656 Vol. 2B (325383-060US/Sept 2016)
vsubps
VSUBPS
AVX512VL
Subtract Packed Single-Precision Floating-Point Values
page 4-659 Vol. 2B (325383-060US/Sept 2016)
vunpckhpd
VUNPCKHPD
AVX512VL
Unpack and Interleave High Packed Double-Precision Floating-Point Values
page 4-688 Vol. 2B (325383-060US/Sept 2016)
vunpckhps
VUNPCKHPS
AVX512VL
Unpack and Interleave High Packed Single-Precision Floating-Point Values
page 4-692 Vol. 2B (325383-060US/Sept 2016)
vunpcklpd
VUNPCKLPD
AVX512VL
Unpack and Interleave Low Packed Double-Precision Floating-Point Values
page 4-696 Vol. 2B (325383-060US/Sept 2016)
vunpcklps
VUNPCKLPS
AVX512VL
Unpack and Interleave Low Packed Single-Precision Floating-Point Values
page 4-700 Vol. 2B (325383-060US/Sept 2016)
vxorpd
VXORPD
AVX512DQ AVX512VL
Bitwise Logical XOR of Packed Double Precision Floating-Point Values
page 5-596 Vol. 2C (325383-060US/Sept 2016)
vxorps
VXORPS
AVX512DQ AVX512VL
Bitwise Logical XOR of Packed Single Precision Floating-Point Values
page 5-599 Vol. 2C (325383-060US/Sept 2016)
Copyright © 1993, 2020, Oracle and/or its affiliates.  
Previous
Next