Go to main content
oracle home
x86 Assembly Language Reference Manual
Exit Print View
Search Term
Search Scope:
This Document
Entire Library
» ...
Documentation Home
»
Oracle Solaris 11.4 Information Library
»
x86 Assembly Language Reference Manual
»
Instruction Set Mapping
»
PREFETCH Instructions
Updated: November 2020
x86 Assembly Language Reference Manual
Document Information
Using This Documentation
Product Documentation Library
Feedback
Chapter 1 Overview of the Oracle Solaris x86 Assembler
1.1 Assembler Overview
1.2 Syntax Differences Between x86 Assemblers
Chapter 2 Oracle Solaris x86 Assembly Language Syntax
2.1 Lexical Conventions in Assembly Language
2.1.1 Statements in Assembly Language
2.1.1.1 Comments in Assembly Language
2.1.1.2 Labels in Assembly Language
2.1.2 Tokens in Assembly Language
2.1.2.1 Identifiers in Assembly Language
2.1.2.2 Keywords in Assembly Language
2.1.2.3 Numerical Constants in Assembly Language
2.1.2.4 String Constants in Assembly Language
2.1.2.5 Operators in Assembly Language
2.2 Instructions, Operands, and Addressing
2.2.1 Instructions in Assembly Language
2.2.2 Operands in Assembly Language
2.3 Assembler Directives
Chapter 3 Instruction Set Mapping
3.1 Instruction Overview
3.2 General-Purpose Instructions
3.2.1 Data Transfer Instructions
3.2.2 Binary Arithmetic Instructions
3.2.3 Decimal Arithmetic Instructions
3.2.4 Logical Instructions
3.2.5 Shift and Rotate Instructions
3.2.6 Bit and Byte Instructions
3.2.7 Control Transfer Instructions
3.2.8 String Instructions
3.2.9 I/O Instructions
3.2.10 Flag Control (EFLAG) Instructions
3.2.11 Segment Register Instructions
3.2.12 Miscellaneous Instructions
3.3 Floating-Point Instructions
3.3.1 Data Transfer Instructions (Floating Point)
3.3.2 Basic Arithmetic Instructions (Floating-Point)
3.3.3 Comparison Instructions (Floating-Point)
3.3.4 Transcendental Instructions (Floating-Point)
3.3.5 Load Constants (Floating-Point) Instructions
3.3.6 Control Instructions (Floating-Point)
3.4 SIMD State Management Instructions
3.5 ADX Instructions
3.6 AES Instructions
3.6.1 Advanced Vector Extensions of AES Instructions
3.7 AVX Instructions
3.8 AVX2 Instructions
3.9 AVX512 Instructions
3.10 BMI1 Instructions
3.11 BMI2 Instructions
3.12 CLWB Instructions
3.13 F16C Instructions
3.14 FMA Instructions
3.15 FSGSBASE Instructions
3.16 MMX Instructions
3.16.1 Data Transfer Instructions (MMX)
3.16.2 Conversion Instructions (MMX)
3.16.3 Packed Arithmetic Instructions (MMX)
3.16.4 Comparison Instructions (MMX)
3.16.5 Logical Instructions (MMX)
3.16.6 Shift and Rotate Instructions (MMX)
3.16.7 State Management Instructions (MMX)
3.17 MPX Instructions
3.18 MOVBE Instructions
3.19 PCLMULQDQ Instructions
3.20 PREFETCH Instructions
3.21 SGX Instructions
3.22 SHA Instructions
3.23 RDRAND Instructions
3.24 RDSEED Instructions
3.25 SSE Instructions
3.25.1 SIMD Single-Precision Floating-Point Instructions (SSE)
3.25.1.1 Data Transfer Instructions (SSE)
3.25.1.2 Packed Arithmetic Instructions (SSE)
3.25.1.3 Comparison Instructions (SSE)
3.25.1.4 Logical Instructions (SSE)
3.25.1.5 Shuffle and Unpack Instructions (SSE)
3.25.1.6 Conversion Instructions (SSE)
3.25.2 MXCSR State Management Instructions (SSE)
3.25.3 64-Bit SIMD Integer Instructions (SSE)
3.25.4 Miscellaneous Instructions (SSE)
3.26 SSE2 Instructions
3.26.1 SSE2 Packed and Scalar Double-Precision Floating-Point Instructions
3.26.1.1 SSE2 Data Movement Instructions
3.26.1.2 SSE2 Packed Arithmetic Instructions
3.26.1.3 SSE2 Logical Instructions
3.26.1.4 SSE2 Compare Instructions
3.26.1.5 SSE2 Shuffle and Unpack Instructions
3.26.1.6 SSE2 Conversion Instructions
3.26.2 SSE2 Packed Single-Precision Floating-Point Instructions
3.26.3 SSE2 128-Bit SIMD Integer Instructions
3.26.4 SSE2 Miscellaneous Instructions
3.27 SSE3 Instructions
3.28 SSE4a Instructions
3.29 SSE4.1 Instructions
3.30 SSE4.2 Instructions
3.31 SSSE3 Instructions
3.32 Transactional Synchronization Extensions
3.33 Operating System Support Instructions
3.34 VMX Instructions
3.35 XSAVE Instructions
3.36 3DNow Instructions
Appendix A Using the Assembler Command Line
A.1 Assembler Command Line
A.2 Assembler Command Line Options
A.3 Disassembling Object Code
Index
Index Numbers and Symbols
Index A
Index B
Index C
Index D
Index E
Index F
Index G
Index H
Index I
Index J
Index K
Index L
Index M
Index N
Index O
Index P
Index Q
Index R
Index S
Index T
Index U
Index V
Index W
Index X
Index Y
Index Z
Language:
English
3.20 PREFETCH Instructions
Table 43
PREFETCH Instructions
Oracle Solaris Mnemonic
Intel/AMD Mnemonic
Description
Reference
prefetch
PREFETCH
page 256 (AMD:24594-Rev.3.20-May.2013)
preftechw
PREFETCHW
Prefetch Data into Caches in Anticipation of a Write
page 872-873 (325383-053US/Jan.2015)
page 256 (AMD:24594-Rev.3.20-May.2013)
prefetchwt1
PREFETCHWT1
Prefetch Vector Data Into Caches with Internet to Write and T1 Hint
page 874-875 (325383-053US/Jan.2015)
Previous
Next