Go to primary content
Oracle® Communications EAGLE Database Administration - SS7 User's Guide
Release 46.6
E93318 Revision 1
Go To Table Of Contents
Contents

Previous
Previous
Next
Next

Configuring the Options for the TDM Global Timing Interface

This procedure is used to configure the options for the TDM Global Timing Interface using the chg-clkopts command with the following parameters.

:clock - the clock that is being updated. This parameter has three values.
  • primary - the primary clock
  • secondary - the secondary clock
  • all - both the primary and secondary clocks

:hsclksrc – the source of the high-speed master clock.

  • rs422T1 (1544 KHz) or E1 (2048 KHz) RS-422 clock interface
  • t1framedT1 framed clocking as defined in ANSIT1.101, Synchronization Interface Standard, 1999.
  • t1unframedT1 unframed clocking as defined in ANSIT1.102, Digital Hierarchy Electrical Signals, 1987.
  • e1framedE1 framed clocking as defined in section 9 of ITU-T Recommendation G.703, Physical/Electrical Characteristics of Hierarchical Digital Interfaces, October 1998.
  • e1unframedE1 unframed clocking as defined in section 13 of ITU-T Recommendation G.703, Physical/Electrical Characteristics of Hierarchical Digital Interfaces, October 1998.

:hsclkll – sets the gain of the LIU (line interface unit) of the TDM when the hsclksrc parameter value is either t1framed, t1unframed, e1framed, or e1unframed.

  • longhaul – high gain for the LIU
  • shorthaul – low gain for the LIU

Caution:

Changing these options changes the external master clock source for all E1, T1, ANSIATM, or E1ATM high-speed signaling links using external timing.

:force - allows the hsclksrc parameter to be changed if the status of the high-speed clocks is valid. The force parameter must be specified when the EAGLE contains valid high-speed clocks. The force parameter can be specified only if the hsclksrc parameter is specified. The force parameter has only one value - yes. The status of the high-speed clocks is shown by the rept-stat-clk command.

When the EAGLE is delivered to the user, the values of the hsclksrc and hsclkll parameters are set to these values:

  • hsclksrcrs422
  • hsclklllonghaul

Either of these values can be changed only if the part number of both TDMs in card locations 1114 and 1116 is 870-0774-15 or later. If the part numbers of the TDMs are not correct, the TDMs with the incorrect part numbers must be replaced with TDM part number 870-0774-15 or later. If the TDM is being replaced with the E5-TDMs, the GPSM-II cards in card locations 1113 and 1115 and the TDMs in card locations 1114 and 1116 must be replaced with E5-MASP cards.

Caution:

Contact the Customer Care Center, Refer to My Oracle Support (MOS) for the contact information, before replacing the TDMs.

If the EAGLE does not contain LIMDS0 cards, but contains TDM part numbers 870-0774-15 or later, the clock source for the TSC (Time Slot Counter) synchronization feature used by the EAGLE 5 Integrated Monitoring Support feature can be generated from the high-speed master clock source. An external BITS clock is not required.

If an external BITS clock is connected to a EAGLE without LIMDS0 cards, but with TDM part numbers 870-0774-15 or later, the external BITS clock is used as the clock source for the TSC (Time Slot Counter) synchronization feature. If the external BITS clock fails, the clock source for the TSC synchronization feature is generated from the high-speed master clock source.

If LIMDS0 cards are present in the EAGLE, the external BITS clock is required for timing of the DS0 signaling links and for TSC (Time Slot Counter) synchronization used by the Integrated Sentinel . If the EAGLE also contains TDM part numbers 870-0774-15 or later along with the LIMDS0 cards, this procedure can be used to select the source of the high-speed master clock for the high-speed links using external timing. The high-speed master clock source cannot be used to generate the clock source for any low-speed links and for the TSC (Time Slot Counter) synchronization feature.

  1. Display the existing values for the hsclksrc and hsclkll parameters by entering the rtrv-clkopts command.

    The value for the hsclksrc and hsclkll parameters is shown in the HSCLKSRC and HSCLKLL fields. This is an example of the possible output.

    rlghncxa03w 09-02-17 16:02:05 GMT  EAGLE5 40.1.0
    CLK OPTIONS
    -----------------------
    
    PRIMARY
    -----------------------
    HSCLKSRC          rs422
    HSCLKLL        longhaul
    
    SECONDARY
    -----------------------
    HSCLKSRC          rs422
    HSCLKLL        longhaul
    

    If either the HSCLKSRC or HSCLKLL values in this step are not the system default values for these parameters (HSCLKSRC - RS422, HSCLKLL - LONGHAUL), continue this procedure with 3.

    If the HSCLKSRC and HSCLKLL values in this step are the system default values for these parameters, continue this procedure with 2.

  2. Visually verify the part numbers of the TDMs in card location 1114 and 1116.

    To change these options, the part number of both TDMs must be 870-0774-15 or later. If the part number of one or both TDMs is not 870-0774-15 or later, the TDM with the incorrect part number must be replaced with TDMs with the correct part number.

    Caution:

    Refer to My Oracle Support (MOS) before replacing the TDMs.
  3. Verify the status of the high-speed clocks by entering the rept-stat-clk command.

    This is an example of the possible output.

    rlghncxa03w 08-06-01 11:34:04 GMT  EAGLE5 39.0.0
    COMPOSITE                              PST           SST       AST
        SYSTEM CLOCK                       IS-NR         Active    -----
    ALARM STATUS = No Alarms.
        Primary Comp Clk 1114   (CLK A)    IS-NR         Active    -----
        Primary Comp Clk 1116   (CLK B)    IS-NR         Active    -----
        Secondary Comp Clk 1114 (CLK A)    IS-NR         Idle      -----
        Secondary Comp Clk 1116 (CLK B)    IS-NR         Idle      -----
    
    Clock      Using         Bad
    CLK A        9            0
    CLK B        0            0
    CLK I        0            --
    
    HIGH SPEED                             PST           SST       AST
        SYSTEM CLOCK                       IS-NR         Idle      -----
    ALARM STATUS = No Alarms.
        Primary HS Clk 1114    (HS CLK A)  IS-NR         Active    -----
        Primary HS Clk 1116    (HS CLK B)  IS-NR         Active    -----
        Secondary HS Clk 1114  (HS CLK A)  IS-NR         Idle      -----
        Secondary HS Clk 1116  (HS CLK B)  IS-NR         Idle      -----
    
    HS CLK TYPE 1114     = RS422
    HS CLK LINELEN 1114  = LONGHAUL
    HS CLK TYPE 1116     = RS422
    HS CLK LINELEN 1116  = LONGHAUL
    
    Clock      Using         Bad
    HS CLK A     2            0
    HS CLK B     0            0
    HS CLK I     0            --
     
    Command Completed
    

    If the rept-stat-clk output does not show any high-speed clocks ( HIGH SPEED SYSTEM CLOCK , Primary HS Clk , Secondary HS Clk , HS CLK TYPE, and HS CLK LINELEN fields), the EAGLE does not contain any cards that are capable of using high-speed master timing.

  4. Change either the hsclksrc or hsclkll parameter values, or both parameter values.

    To change the primary and secondary clocks, for this example, enter this command.

    chg-clkopts:clock=all:hsclksrc=t1unframed:hsclkll=shorthaul:force=yes

    To change only the primary clock, for this example, enter this command.

    chg-clkopts:clock=primary:hsclksrc=t1unframed:hsclkll=shorthaul:force=yes

    To change only the secondary clock, for this example, enter this command.

    chg-clkopts:clock=secondary:hsclksrc=t1unframed:hsclkll=shorthaul:force=yes

    The clock=primary and clock=secondary parameters can be specified only if the EAGLE contains E5-MASP cards.

    Note:

    If the rept-stat-clk output in 3 shows valid high-speed clocks, and the hsclksrc parameter is specified with the chg-clkopts command, the force=yes parameter must be specified with the chg-clkopts command.

    Caution:

    Changing these options changes the external master clock source for all E1, T1, ANSIATM, or E1ATM high-speed signaling links using external timing. A clock outage can occur and traffic on these signaling links can be lost if the new source clock type does not match the source clock that these signaling links are actually using.

    When this command has successfully completed, this message should appear.

    rlghncxa03w 09-02-07 00:22:57 GMT  EAGLE5 40.1.0
    CHG-CLKOPTS: MASP A - COMPLTD
    
  5. Verify the changes using the rtrv-clkopts command.

    This is an example of the possible output.

    rlghncxa03w 09-02-17 16:02:05 GMT  EAGLE5 40.1.0
    CLK OPTIONS
    -----------------------
    
    PRIMARY
    -----------------------
    HSCLKSRC     t1unframed
    HSCLKLL       shorthaul
    
    SECONDARY
    -----------------------
    HSCLKSRC     t1unframed
    HSCLKLL       shorthaul
    
  6. Back up the new changes using the chg-db:action=backup:dest=fixed command.

    These messages should appear, the active Maintenance and Administration Subsystem Processor (MASP) appears first.

    BACKUP (FIXED) : MASP A - Backup starts on active MASP.
    BACKUP (FIXED) : MASP A - Backup on active MASP to fixed disk complete.
    BACKUP (FIXED) : MASP A - Backup starts on standby MASP.
    BACKUP (FIXED) : MASP A - Backup on standby MASP to fixed disk complete.
    

Figure 3-35 Configuring the Options for the TDM Global Timing Interface



Sheet 1 of 2



Sheet 2 of 2