JavaScript is required to for searching.
Skip Navigation Links
Exit Print View
Oracle® x86 Servers Diagnostics Guide For Servers Supporting Oracle ILOM 3.0.x
search filter icon
search icon

Document Information

Preface

1.  Introduction to Diagnostic Tools

About Diagnostic Tools

Strategy for Diagnostics

To Diagnose Server Problems

Service Processor

Standalone Package-Based Diagnostics

Offline Operating System-Based Diagnostics

Online Operating System-Based Diagnostics

Diagnostic Tools for Oracle Servers

BIOS POST

U-Boot

Pc-Check

Oracle VTS

Snapshot Utility

Using the Diagnostic Tools to Troubleshoot a Server

Troubleshooting Scenarios

Diagnostic Test Coverage

Setting Up a Server for Testing

2.  U-Boot Diagnostic Start-Up Tests

U-Boot Diagnostic Start-Up Tests Overview

Server Diagnostic Test Options at Start-Up

U-Boot Diagnostic Test Modes - Normal, Quick, and Extended

Reporting of Diagnostic Failures at Server Start-Up

Running the U-Boot Diagnostic Tests

Before You Begin

To Select a U-Boot Diagnostic Mode to Run at Start-Up

Sample U-Boot Test Output

U-Boot Normal Mode - Test Output Sample

U-Boot Quick Mode - Test Output Sample

U-Boot Extended Mode - Test Output Sample

Sample SP Environmental Variables Showing U-Boot Test Status

3.  Pc-Check Diagnostics Utility

Pc-Check Diagnostics Overview

Accessing the Pc-Check Diagnostics Utility

To Access Pc-Check Using the Oracle ILOM Web Interface

To Access Pc-Check Using the Oracle ILOM CLI

System Information Menu

System Information Menu Options

Advanced Diagnostics Tests

Advanced Diagnostics Tests Menu Options

Immediate Burn-in Testing

Immediate Burn-in Testing Menu Options

Deferred Burn-in Testing

To Create and Save Scripts for Deferred Burn-in Testing

Show Results Summary

Show Results Summary Menu Options

Print Results Report

About Pc-Check

Exit to DOS

Index

Sample U-Boot Test Output

This section presents sample test outputs for each U-Boot test mode:

U-Boot Normal Mode – Test Output Sample

The following example presents a sample output of U-Boot tests that ran in -Normal mode.

U-Boot 1.1.4
 
VUART1 already enabled at port 0x03f8, SerIRQ[4] rise
Protecting U-Boot flash sectors; monitor_base=100a0000.Board Revision - ccNet:   faradaynic#0, faradaynic#1Enter Diagnostics Mode ['q'uick/'n'ormal(default)/e'x'tended(manufacturing mode)] .....   0Diagnostics Mode - NORMAL<DIAGS> Memory Data Bus Test ... PASSED
Negating BIOS_TOP_BLOCK_LOCK signal.<DIAGS> Memory Address Bus Test ... PASSEDI2C Probe Test - Motherboard
H/W: <product_name> Service Processor; SOC: AST2100 Rev. 02 ('A3')Bus     Device     Address     Results============================================    1     Temp.Sensor                    (VM75)(U3006)             0x90     PASSED2     Sys FRUID (U3003)             0xA0     PASSED2     Power CPLD (U3301)             0x4E     PASSED2     CPU0 Fault LED's (U3001)             0x40     PASSED2     CPU1 Fault LED's (U3002)             0x42     PASSED2     PCA9555 (Misc) (U3005)             0x44     PASSED2     DIMM IMAX (U3102)             0x12     PASSED6     Bank Panel Led's (U2701)             0xC6     PASSED6     DS1338(RTC)( U803)              0xD0     PASSED
PWC_SP_Broken_OD = 0;  ARM restart caused by: watch-dog ExtRst# pinI2C Probe Test - Chassis (2U)PDB Board:Bus     Device     Address     Results============================================    1     PCA9548 Mux (U0202)             0xE0     PASSED1     PDB FRUID (U0203)             0xAA     PASSED1     MAX7313 (U0201)             0x40    P ASSED
The host is OFF(S5) (hostWantsPwr=0, powerGood=0, Power Supply 0Bus     Device     Address     Results============================================1     0     PS 0 FRUID ( - )         0xAC     PASSED1     0     PS 0 CTRL (-)         0x7C     PASSED
allowPwrOn=0|0, outOfReset=0, fatalError=0).Power Supply 1Bus     Device     Address     Results============================================1     1     PS 1 FRUID (-)         0xAC     PASSED1     1     PS 1 CTRL ( - )          0x7C     PASSED
Reset straps=0x88819180, def. H-PLL=264 MHz, CPU/AHB=2:1, boot CS0# normal speedFan Module  1Bus     Device     Address     Results============================================1     2     FM 1 FRUID   (U0203)             0xAC     PASSED1     2     FM 1 PCA9555 (U0201)             0x42     PASSED1     2     FM 1 ADT7462 (U0202)             0xB8     PASSED
PCI w/VGA noVBIOS;  DRAM clock is M-PLL: 264 MHz (DDR2-528)Fan Module  0Bus     Device     Address     Results============================================1     3     FM 0 FRUID   (U0203)             0xAC     PASSED1     3     FM 0 PCA9555 (U0201)             0x42     PASSED1     3     FM 0 ADT7462 (U0202)             0xB8     PASSED
DRAM: 128MB data - 8MB VGA, 32-bit noECC, 2 BA 10 CA, CL=4 BL=4 ap=1, 61440 us refr6 Disk BackplaneBus     Device     Address     Results============================================1     4     BP MAX7313   (U1801)             0x44     PASSED1     4     BP FRUID     (U2102)         0xAC     PASSED
 Paddle Card
Bus     Device     Address     ResultsCustom AST2100 U-Boot 2.0 (Jan 26 2009 - 10:29:26) r41480<DIAGS> PHY #0 R/W Test ... PASSED<DIAGS> PHY #0 Link Status ... PASSED<DIAGS> ETHERNET PHY #0, Internal Loopback Test ... PASSED <DIAGS> USB 1.1 Test ... PASSED<DIAGS>Access to BIOS Flash ... PASSED<DIAGS> Testing PowerCPLD version ... PASSEDBooting linux in 3 seconds...
============================================DRAM:  119 MB
1     4     EXP FRUID    (U0401)             0xAE     PASSEDFlash bank 0 at 10000000 has 0x2000000 bytes in 256 sectors (chipSize 1<<25, size_ratio 1).
Flash: 32 MB
readonly: ethaddr=00:14:4F:CA:B5:10
readonly: eth1addr=00:14:4F:CA:B5:11

U-Boot Quick Mode – Test Output Sample

The following example presents a sample output of a U-Boot test that ran in -Quick mode.

U-Boot 1.1.4
 
Flash: 32 MB
readonly: ethaddr=00:14:4F:CA:B5:10Custom AST2100 U-Boot 2.0 (Jan 26 2009 - 10:29:26) r41480Board Revision - ccNet:   faradaynic#0, faradaynic#1Enter Diagnostics Mode ['q'uick/'n'ormal(default)/e'x'tended(manufacturing mode)].....0Diagnostics Mode - QUICK<DIAGS> Memory Data Bus Test ... PASSED<DIAGS> Memory Address Bus Test ... PASSED<DIAGS> PHY #0 R/W Test ... PASSED<DIAGS> PHY #0 Link Status ... PASSED<DIAGS> Testing PowerCPLD version ... PASSEDBooting linux in 3 seconds...
readonly: eth1addr=00:14:4F:CA:B5:11DRAM:  119 MB
VUART1 already enabled at port 0x03f8, SerIRQ[4] riseFlash bank 0 at 10000000 has 0x2000000 bytes in 256 sectors (chipSize 1<<25, size_ratio 1).
Protecting U-Boot flash sectors; monitor_base=100a0000.
Negating BIOS_TOP_BLOCK_LOCK signal.
H/W: <product_name> Service Processor; SOC: AST2100 Rev. 02 ('A3')
PWC_SP_Broken_OD = 0;  ARM restart caused by: watch-dog ExtRst# pin
The host is OFF(S5) (hostWantsPwr=0, powerGood=0,
    allowPwrOn=0|0, outOfReset=0, fatalError=0).
Reset straps=0x88819180, def. H-PLL=264 MHz, CPU/AHB=2:1, boot CS0# normal speed
PCI w/VGA noVBIOS;  DRAM clock is M-PLL: 264 MHz (DDR2-528)
DRAM: 128MB data - 8MB VGA, 32-bit noECC, 2 BA 10 CA, CL=4 BL=4 ap=1, 61440 us refr

U-Boot Extended Mode – Test Output Sample

The following example presents a sample output of a U-Boot test after it ran in -Extended mode.

U-Boot 1.1.4
 
VUART1 already enabled at port 0x03f8, SerIRQ[4] rise
Protecting U-Boot flash sectors; monitor_base=100a0000.Board Revision - ccNet:   faradaynic#0, faradaynic#1Enter Diagnostics Mode ['q'uick/'n'ormal(default)/e'x'tended(manufacturing mode)]..... 0Diagnostics Mode - EXTENDED(Manufacturing Mode)
Negating BIOS_TOP_BLOCK_LOCK signal.<DIAGS> Memory Data Bus Test ... PASSED<DIAGS> Memory Address Bus Test ... PASSED<DIAGS> Testing 0MB to 24MB (TEXT_BASE - 7 MB) ... PASSED<DIAGS> Testing 32MB (TEXT_BASE + 1MB) to 128MB ... PASSED<DIAGS> Flash ID Test - Flash Bank 1 ... PASSED<DIAGS> Testing Watchdog ... PASSED 
H/W: <product_name> Service Processor; SOC: AST2100 Rev. 02 ('A3')I2C Probe Test - MotherboardBus     Device     Address     Results============================================1     Temp. Sensor(LM75) (U3006)             0x90      PASSED2     Sys FRUID (U3003)             0xA0     PASSED2     Power CPLD (U3301)              0x4E      PASSED2     CPU0 Fault LED's (U3001)             0x40     PASSED2     CPU1 Fault LED's (U3002)              0x42     PASSED2     PCA9555 (Misc) (U3005)             0x44     PASSED2     DIMM IMAX (U3102)              0x12      PASSED6     Bank Panel Led's (U2701)             0xC6 PASSED6     DS1338(RTC) ( U803)             0xD0     PASSED
PWC_SP_Broken_OD = 0;  ARM restart caused by: watch-dog ExtRst# pinI2C Probe Test - Chassis (2U)Bus     Device     Address     Results============================================PDB Board1     PCA9548 Mux (U0202)             0xE0      PASSED1     PDB FRUID (U0203)             0xAA      PASSED1     MAX7313 (U0201)             0x40     PASSED
The host is OFF(S5) (hostWantsPwr=0, powerGood=0,Power Supply 0Bus     Device     Address     Results============================================1     0      PS 0 FRUID   ( - )          0xAC     PASSED1     0      PS 0 CTRL    ( - )          0x7C      PASSED
allowPwrOn=0|0, outOfReset=0, fatalError=0).Power Supply 1Bus     Device     Address     Results============================================1     1      PS 1 FRUID   ( - )         0xAC      PASSED1     1      PS 1 CTRL    ( - )         0x7C      PASSED
Reset straps=0x88819180, def. H-PLL=264 MHz, CPU/AHB=2:1, boot CS0# normal speedFan Module  1Bus     Device     Address     Results============================================    1     2      FM 1 FRUID   (U0203)              0xAC      PASSED1     2      FM 1 PCA9555 (U0201)             0x42      PASSED1     2      FM 1 ADT7462 (U0202)             0xB8      PASSED
PCI w/VGA noVBIOS;  DRAM clock is M-PLL: 264 MHz (DDR2-528)Fan Module  0Bus     Device     Address     Results============================================1     3      FM 0 FRUID   (U0203)              0xAC      PASSED1     3      FM 0 PCA9555 (U0201)              0x42      PASSED1     3      FM 0 ADT7462 (U0202)              0xB8     PASSED
DRAM: 128MB data - 8MB VGA, 32-bit noECC, 2 BA 10 CA, CL=4 BL=4 ap=1, 61440 us refr16 Disk BackplaneBus     Device     Address     Results============================================1      4      BP MAX7313 (U1801) 0x44      PASSED1      4      BP FRUID (U2102)          0xAC      PASSED
Paddle Card
Bus     Device     Address     Results<DIAGS> PHY #0 R/W Test ... PASSED<DIAGS> PHY #0 Link Status ... PASSED<DIAGS> ETHERNET PHY #0, Internal Loopback Test ... PASSED <DIAGS>Testing RTC ... PASSED <DIAGS> USB 1.1 Register Test ... PASSED<DIAGS> USB2.0 Register Test ... PASSED<DIAGS> USB 1.1 Test ... PASSED<DIAGS>Access to BIOS Flash ... PASSED
============================================CPU0 D0 ... Not PresentCPU0 D1 ... Not PresentCPU0 D2 ... Present
1      4      EXP FRUID (U0401)             0xAE      PASSEDDIAGS>Verifying DIMM SPD Checksum on CPU0 D2 ... PASSEDSDRAM DEVICE                  DDR3 SDRAMMODULE TYPE                   RDIMMSDRAM SIZE                   2 GBNUMBER OF ROWS & COLUMNS                   14 Row x 11 ColumnCYCLE TIME                  DDR3 533Mhz clock(1066data rate)MANUFACTURER_JEDEC_ID_CODE                   MicronMANUFACTURED DATE                   Week 18 of '08MODULE SERIAL NUMBER                  EA09445AMODULE_PART_NUMBER                   18JSF25672PY-1G1D
CPU0 D3 ... Not Present
CPU0 D4 ... Not Present<DIAGS>Verifying DIMM SPD Checksum on CPU1 D2 ... PASSEDSDRAM DEVICE                  DDR3 SDRAMMODULE TYPE                  RDIMMSDRAM SIZE                  2 GBNUMBER OF ROWS & COLUMNS                   14 Row x 11 ColumnCYCLE TIME                  DDR3 533Mhz clock(1066data rate)MANUFACTURER_JEDEC_ID_CODE              MicronMANUFACTURED DATE                   Week 18 of '08MODULE SERIAL NUMBER                   EA09445BMODULE_PART_NUMBER                   18JSF25672PY-1G1D
CPU0 D5 ... Not PresentCPU1 D3 ... Not PresentCPU1 D4 ... Not PresentCPU1 D5 ... Not PresentCPU1 D6 ... Not PresentCPU1 D7 ... Not PresentCPU1 D8 ... Not Present
CPU0 D6 ... Not PresentCustom AST2100 U-Boot 2.0 (Jan 26 2009 - 10:29:26) r41480<DIAGS> Testing PowerCPLD version ... PASSEDBooting linux in 3 seconds...
CPU0 D7 ... Not PresentDRAM:  119 MB
CPU0 D8 ... Not PresentFlash bank 0 at 10000000 has 0x2000000 bytes in 256 sectors(chipSize 1<<25, size_ratio 1).
CPU1 D0 ... Not PresentFlash: 32 MB
CPU1 D1 ... Not Presentreadonly: ethaddr=00:14:4F:CA:B5:10
PU1 D2 ... Presentreadonly: eth1addr=00:14:4F:CA:B5:11