3.4.115 –xchip=c
Specify target processor for the optimizer.
This option specifies timing properties by specifying the target processor.
Although this option can be used alone, it is part of the expansion of the
–xtarget option; it is provided to allow overriding a
-xchip value implied by the a specific -xtarget option.
Some effects of -xchip=c are:
The following tables list the valid -xchip processor name values:
Table 3-17 Common –xchip SPARC Processor Names
|
|
|
generic
|
most SPARC processors. (This is the default.)
|
|
native
|
this host platform.
|
|
sparc64vi
|
SPARC64 VI processor
|
|
sparc64vii
|
SPARC64 VII processor
|
|
sparc64viiplus
|
SPARC64 VII+ processor
|
|
sparc64x
|
SPARC64 X processor
|
|
sparc64xplus
|
SPARC64 X+ processor
|
|
ultra
|
UltraSPARC processor
|
|
ultra2
|
UltraSPARC II processor
|
|
ultra2e
|
UltraSPARC IIe processor
|
|
ultra2i
|
UltraSPARC IIi processor
|
|
ultra3
|
UltraSPARC III processor
|
|
ultra3cu
|
UltraSPARC IIIcu processor
|
|
ultra3i
|
UltraSPARC IIIi processor
|
|
ultra4
|
UltraSPARC IV processor
|
|
ultra4plus
|
UltraSPARC IV+ processor
|
|
ultraT1
|
UltraSPARC T1 processor
|
|
ultraT2
|
UltraSPARC T2 processor
|
|
ultraT2plus
|
UltraSPARC T2+ processor
|
|
ultraT3
|
UltraSPARC T3 processor
|
|
T3
|
SPARC T3 processor
|
|
T4
|
SPARC T4 processor
|
|
T5
|
Uses the timing properties of the SPARC T5 processor.
|
|
T7
|
Uses the timing properties of the SPARC T7 processor.
|
|
M5
|
Uses the timing properties of the SPARC M5 processor.
|
|
M6
|
Uses the timing properties of the SPARC M6 processor.
|
|
M7
|
Uses the timing properties of the SPARC M7 processor.
|
|
Note -
The following SPARC -xchip values are obsolete and may be removed in a
future release: ultra, ultra2, ultra2e,
ultra2i, ultra3, ultra3cu,
ultra3i, ultra4, and ultra4plus.
On x86 platforms, the -xchip values are pentium,
pentium_pro, pentium3,
pentium4, generic,
opteron, core2,
penryn, nehalem,
amdfam10, sandybridge,
ivybridge, haswell,
westmere, and
native.